English
Digital and mixed-signal IP and ASIC RISC-V reference design for USB Type-C/PD power adapter/charger
Demystifying the PLL
The Phase Locked Loop (PLL) is an indispensible component in modern electronic systems. Its function is to generate an accurate output signal of frequency equal to, or a multiple of, the input signal frequency. It is mainly used in modulators/demodulators and in clock generation/multiplication. However, when designing a digital communications system on a mixed-signal chip, digital designers tend to avoid PLLs because of their inherent analog nature, and analog designers stay away from them because IDEs involve coding. This article presents a different way of designing a simple PLL.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Analysis and Summary on Clock Generator Circuits and PLL Design
- Specifying a PLL Part 3: Jitter Budgeting for Synthesis
- Specifying a PLL Part 2: Jitter Basics
- Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
- Achieving Groundbreaking Performance with a Digital PLL