Silicon segmentation
By Brian Dipert, Technical Editor -- EDN, 9/18/2003
Imagination Announces E-Series: A New Era of On-Device AI and Graphics
Movellus Debuts Industry-First On-Die Power Delivery Network Analyzer
How to design secure SoCs, Part II: Key Management
MIPI in FPGAs for mobile-influenced devices
Silicon Creations Presents Architectures and IP for SoC Clocking
Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
Connected AI is More Than the Sum of its Parts
So, you've decided that buying and hooking together off-the-shelf ASSPs (application-specific standard products), such as embedded controllers, peripheral chips, and the like, and then writing your own software, will fail to provide your design sufficient differentiation from competitors' products. As a result, you elect to tackle chip-level design. The two leading silicon-platform contenders and their respective trade-offs have by this time been extensively debated in a variety of industry forums, but if you're new to the game, here's a summary.
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.