D&R Industry Articles | Most Popular | SoC News Alerts |

IP / SOC Products Articles

• Configurable Processors for Video Processing SOCs (Oct. 08, 2004)
  Configurable Processors for Video Processing SOCs
  
  
• Realising the Full Potential of Multi-core Designs (Oct. 01, 2004)
  Realising the Full Potential of Multi-core Designs
  
  
• Designing USB into embedded systems (Oct. 01, 2004)
  Designing USB into embedded systems
  
  
• Embedded test speeds system verification (Sep. 30, 2004)
  Embedded test speeds system verification
  
  
• Embedded platforms pose test challenge (Sep. 30, 2004)
  Embedded platforms pose test challenge
  
  
• Infrastructure IPs build ICs out well (Sep. 30, 2004)
  Infrastructure IPs build ICs out well
  
  
• Digitally Controlled Analog Provides a New Methodology for Embedded Systems in Subwoofer Applications (Sep. 23, 2004)
  Digitally Controlled Analog Provides a New Methodology for Embedded Systems in Subwoofer Applications
  
  
• Digitalizing analog circuits cuts chip area (Sep. 23, 2004)
  Digitalizing analog circuits cuts chip area
  
  
• Digital circuits make analog array configurable (Sep. 23, 2004)
  Digital circuits make analog array configurable
  
  
• Analyzing High-Speed Serial Links (Rambus) (Sep. 22, 2004)
  Early work on high-speed serial links (HSSLs) focused on building CMOS components that could generate, receive, and recover timing of high-speed data. This work rapidly improved data rates, however, today's circuits are now running into the bandwidth limitations of the electrical wires as a result.
  
  
• Understanding the reuse of a DSP architecture for different designs (Ceva) (Sep. 21, 2004)
  Understanding the reuse of a DSP architecture for different designs (Ceva)
  
  
• Making SPI-4.2 Implementations More Efficient: Part 1 (Sep. 16, 2004)
  Making SPI-4.2 Implementations More Efficient: Part 1
  
  
• Making SPI-4.2 Implementations More Efficient: Part 2 (Sep. 16, 2004)
  Making SPI-4.2 Implementations More Efficient: Part 2
  
  
• FPGA design from the outside in (Sep. 15, 2004)
  FPGA design from the outside in
  
  
• 'Symmetric' design technique facilitates power analysis (Sep. 03, 2004)
  'Symmetric' design technique facilitates power analysis
  
  
• Multi-Ports Eliminate Baseband Processing Bottlenecks (Sep. 02, 2004)
  Multi-Ports Eliminate Baseband Processing Bottlenecks
  
  
• IEEE 802.11i and wireless security (Aug. 25, 2004)
  IEEE 802.11i and wireless security
  
  
• Employing general-purpose processors for radio DSP (Aug. 23, 2004)
  Employing general-purpose processors for radio DSP
  
  
• FPGA use in software-defined radios (Aug. 23, 2004)
  FPGA use in software-defined radios
  
  
• Hard macros will revolutionize SoC design (Aug. 20, 2004)
  Hard macros will revolutionize SoC design
  
  
• The Importance of Thorough Signal Integrity Analysis - A Signal Integrity Case Study (Aug. 20, 2004)
  The Importance of Thorough Signal Integrity Analysis - A Signal Integrity Case Study
  
  
• Reconfigurable illogic (Aug. 19, 2004)
  Reconfigurable illogic
  
  
• Collaboration Makes New Commercial Ultra Low-Power Solution Accessible To Designers (Aug. 17, 2004)
  Collaboration Makes New Commercial Ultra Low-Power Solution Accessible To Designers
  
  
• System-in-package becomes SoC alternative (Aug. 09, 2004)
  System-in-package becomes SoC alternative
  
  
• Today's DSP Design Challenge - Power Efficiency (Aug. 06, 2004)
  Today's DSP Design Challenge - Power Efficiency
  
  
• Processor Architecture for High Performance Video Decode (Aug. 06, 2004)
  Processor Architecture for High Performance Video Decode
  
  
• Making Converter Integration Happen in Mobile Phone SoCs (Aug. 05, 2004)
  Making Converter Integration Happen in Mobile Phone SoCs
  
  
• Wireless chip-to-chip link shows promise (Jul. 29, 2004)
  Wireless chip-to-chip link shows promise
  
  
• RapidIO moves up to Fabric (Jul. 29, 2004)
  RapidIO moves up to Fabric
  
  
• PCI Express requires ATE strategy (Jul. 26, 2004)
  PCI Express requires ATE strategy