Power & area optimized: 2–3-stage, single-issue pipeline, as small as 13.5k gates
OCP-IP Announces Availability of Mentor Graphics CheckerWare Library of Verification IP
The CheckerWare monitor is an advanced verification technology that can be used to verify OCP during simulation and formal functional verification. Additionally, the monitor collects detailed coverage information, such as protocol interface behaviors of industry standard interfaces, to identify coverage weaknesses in the user’s verification scheme. CheckerWare components are added to the designs and used throughout the verification flow. This in turn facilitates faster more complete verification, and ensures that devices fully comply with the OCP specification.
“OCP has a robust, thriving infrastructure supported by many independent companies such as Mentor that provide excellent services and products,” said Ian Mackintosh, president OCP-IP. “This is a testament to the tremendous adoption we have seen throughout the industry.”
“Mentor Graphics is proud of being a contributor to the OCP-IP organization, with OCP as a leading interconnect to our customers designing complex SoCs,” stated Steve White, general manager of Mentor Graphics’ 0-In Functional Verification business unit, which provided the CheckerWare library. “The addition of the CheckerWare OCP monitor enables these customers to quickly adopt the advanced methodologies needed to reach verification closure.”
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants are: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], ST Microelectronics [NYSE: STM], Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with the VSI Alliance. For additional background and membership information, visit www.OCPIP.org.
|
Related News
- Mentor Graphics, Northwest Logic, and Krivi Semiconductor Announce Availability of Complete DDR4 SDRAM IP Design and Verification Solution
- Mentor Graphics Adds Memory Models to Create Industry's First Complete UVM SystemVerilog Verification IP Library
- Mentor Graphics Adds MIPI Protocol Verification IP to the Questa Verification IP Library
- Mentor Graphics Adds AMBA 4 Verification IP to the Questa Multi-view Verification Components Library
- Mentor Graphics Expands Questa Multi-view Verification Components Library to Support a Larger Set of Standard Protocols
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |