Verification Leader TransEDA Names EDA Industry Veteran Scott Winick Director of System Verification Business
Verification Leader TransEDA Names EDA Industry Veteran Scott Winick Director of System Verification Business
Winick will be responsible for TransEDA's system verification business, directing the development and promotion of the company's test automation and verification IP product lines. He will work closely with customers and TransEDA engineers to integrate customer's design requirements into the planning process and to streamline verification IP deployment.
"We created this position to give customers a single dedicated manager who can satisfy their system verification product development needs," said Tom Borgstrom, TransEDA vice president of marketing. "Scott's deep technical expertise and understanding of the design process will ensure that our customers continue to receive the best products and highest level of support."
Winick was previously director of system verification sales for TransEDA. Over the course of his career, Winick has held various positions with Mentor Graphics, Exemplar Logic, Vantage Analysis Systems, Intergraph Corporation, Daisy Systems, Schlumberger (then known as Factron), Megapulse, and Raytheon. He holds a B.S.E.E. from Tufts University.
About TransEDA
TransEDA PLC (symbol TRA on the Alternative Investment Market in London) develops and markets ready-to-use verification solutions for electronic field-programmable gate array (FPGA), application-specific integrated circuit (ASIC), and system-on-chip (SoC) designs. The company's verification IP library includes models for advanced microprocessors and bus interfaces. TransEDA's design verification software performs application-specific test automation and configurable HDL checking; functional, finite state machine (FSM) and code coverage analysis; and test suite analysis. TransEDA's tier-1 list of customers includes 18 of the world's top 20 semiconductor vendors. For more information, visit www.transeda.com or contact TransEDA at 985 University Avenue, Los Gatos, Calif. 95032 U.S.A., telephone (408) 335-1300, fax (408) 335-1319, email info@transeda.com.
Note: TransEDA is a registered trademark of TransEDA PLC. All other trademarks are properties of their respective holders.
MEDIA AND FINANCIAL CONTACTS:
In North America, Asia, and Japan:
TransEDA
Tom Borgstrom
(408) 335-1303
tom.borgstrom@transeda.com
Armstrong Kendall, Inc.
Jen Bernier
(408) 975-9863
jen@akipr.com
In the U.K. and Europe:
PentaCom
Sharon Graves
+44 1242 525205
sharon.graves@btinternet.com
Financial Inquiries:
Beattie Financial
Ann-Marie Wilkinson
+44 020 7398 3300
annmarie.wilkinson@beattiefinancial.com
Related News
- Tiempo Names EDA Industry Veteran Steve Svoboda VP of Business Development as Company Expands to US to Address Demand for Innovative Clockless Chip Design Technology
- ChipVision Names EDA Veteran Craig Cochran as Vice President of Marketing and Business Development
- Verification Leader TransEDA Adds EDA Veteran Bob Quinn to Its Board of Directors
- Semiconductor Industry Veteran Doug Ridge Has Joined CAST, Inc.
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |