BT Dual Mode v6.0 RF PHY IP in TSMC 22nm with Channel sounding
CEO interview: with Andre Auberton-Herve of Soitec
(01/19/2006 9:55 AM EST)
Andre-Jacques Auberton-Herve has led Soitec SA from its beginnings as a technology startup chartered to commercialize silicon-on-insulator wafer manufacturing developed at the LETI laboratory in Grenoble, France.
Peter Clarke interviewed Auberton-Hervé and found him in ebullient mood, after the company had posted its sales figures for the third quarter and first nine months of its financial year. The numbers showed the company reaping the benefit of increasing use of SOI manufacturing processes by such companies as Advanced Micro Devices Inc and IBM Corp.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Interview with Xiphera CEO - Adapting to Market Changes
- CEO interview: Coby Hanoch, Weebit Nano on ReRAM for AI
- CEO Interview: Sameer Wasson of MIPS -- "Have a Steady Hand, Don't be Distracted"
- CEO Interview: Charlie Janac of Arteris -- "Pick a Viable Path, Don't Give Up"
- CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design