SNOWBUSH announces PCI Express, SATA, SAS and Fibre Channel PHY and SerDes macros in 65nm, 80nm, 90nm and 130nm
September 20, 2006 – SNOWBUSH microelectronics today announced the availability of a family of physical layer (PHY) and serializer-deserializer (SerDes) IP cores designed to provide efficient and reliable integration of PCI ExpressTM, SATA and other standards-based serial interconnects.
SNOWBUSH’s PCI ExpressTM and SATA PHYs are compact, low-power, and designed to ensure robust performance in noisy digital ASICs. The PCI ExpressTM PHY is fully compliant with the 2.5Gbps and PIPE interface standards. The SATA PHY meets the SATA 1.5 & 3.0Gbps and SAPIS interface standards.
SNOWBUSH’s 1.0-5.0Gbps multi-standard SerDes macros provide a complete physical media attachment layer for standard-compliant PCI ExpressTM, SATA, SAS and Fibre Channel serial interconnects, and supports XAUI, Rapid I/O, Gigabit Ethernet and Infiniband. The programmability and performance of the Snowbush SerDes means it can be quickly customized for other serial interconnect standards. SNOWBUSH PHY and SerDes technology is silicon-proven in 90nm and 130nm and available now in 80nm. A 65nm version will be available in Q4 2006.
“These state-of-the-art PHY and SerDes macros are based on several very successful generations of our SerDes technology platform. Our designs have proven themselves in products that have shipped in the tens of millions of units. Our unique hybrid analog/digital architecture provides a rich feature set and achieves low power and area while maintaining robust SoC integration” said SNOWBUSH Vice-President of Sales & Marketing, Paul Layman.
The PHY and SerDes macros include a wide range of BIST features, including an analog test BUS, multiple loop-back modes and a built-in data pattern generator and checker. As with all Snowbush IP macros, the PHY and SerDes cores are backed by SNOWBUSH’s unique commitment to design support for integration and customization.
Detailed Specifications and Licensing
To obtain more detailed specifications or licensing information, please contact SNOWBUSH sales at +1-416-925-5643 or sales@snowbush.com or visit www.snowbush.com.
About SNOWBUSH microelectronics
SNOWBUSH microelectronics, a privately held company founded in 1998, is a leading supplier of analog design services and customizable high performance analog IP. Combining a large pool of experienced design talent with leading edge analog design practices and reliable project management, Snowbush delivers the critical custom analog circuits needed to meet your demanding technical and time-to-market needs.
|
Related News
- SNOWBUSH Announces Silicon-Proven SerDes IP in TSMC 65nm G+ Process for PCI Express, SATA & Other Serial Standards
- Semtech Adds New Ultra-low Power, Ultra-low Latency PCI Express 3.0 PHY to Snowbush IP Platform for Expanding Storage and Server Markets
- Hitachi Selects Gennum's Snowbush IP PHY and Inventure's Z-core Controller for PCI Express 3.0 Robust Solution Enhances Yield and Performance of PCIe 3.0 Products
- Gennum's Snowbush PCI Express (PCIe) Switch and SATA/PCIe Host Bus Adapter IP Added to PCI-SIG Integrators List
- PLX Technology Selects Snowbush IP PCI Express 3.0 PHY for Next-generation Switches
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |