English
eASIC rolls 90-nm structured ASIC line
Mark LaPedus, EE Times
(11/08/2006 9:54 PM EST)
SANTA CLARA, Calif. — FPGA vendors claim that they have conquered the ASIC for high-end designs. Some, however, believe that the battle is far from over. Seeking to displace FPGAs and other chip technologies in the marketplace, eASIC Corp. on Wednesday (Nov. 8) came out of its shell with a bang by unveiling a new 90-nm structured ASIC line. The company also disclosed a new foundry partnership with Fujitsu Ltd. and an EDA arrangement with Magma Design Automation Inc.
eASIC's 90-nm offering, dubbed Nextreme, is a family of six programmable structured ASICs, ranging in densities from 350,000 to 5 million gates — at performance levels up to 350-MHz. The Nextreme parts are quick turnaround devices that provide higher speeds but lower power levels than competitive FPGAs and ASICs, according to Ronnie Vasishta, chief executive for eASIC (Santa Clara, Calif.).
The fabless ASIC house also disclosed that it will no longer use STMicroelectronics Inc. (Geneva) as its main foundry. With its older-generation, 130-nm structured ASIC lines, eASIC had its parts built by STMicroelectronics on a foundry basis using a direct-write electron-beam manufacturing process.
(11/08/2006 9:54 PM EST)
SANTA CLARA, Calif. — FPGA vendors claim that they have conquered the ASIC for high-end designs. Some, however, believe that the battle is far from over. Seeking to displace FPGAs and other chip technologies in the marketplace, eASIC Corp. on Wednesday (Nov. 8) came out of its shell with a bang by unveiling a new 90-nm structured ASIC line. The company also disclosed a new foundry partnership with Fujitsu Ltd. and an EDA arrangement with Magma Design Automation Inc.
eASIC's 90-nm offering, dubbed Nextreme, is a family of six programmable structured ASICs, ranging in densities from 350,000 to 5 million gates — at performance levels up to 350-MHz. The Nextreme parts are quick turnaround devices that provide higher speeds but lower power levels than competitive FPGAs and ASICs, according to Ronnie Vasishta, chief executive for eASIC (Santa Clara, Calif.).
The fabless ASIC house also disclosed that it will no longer use STMicroelectronics Inc. (Geneva) as its main foundry. With its older-generation, 130-nm structured ASIC lines, eASIC had its parts built by STMicroelectronics on a foundry basis using a direct-write electron-beam manufacturing process.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Fujitsu hurries 90-nm structured ASIC
- UMC rolls out 90-nm process, says pilot production due in 1Q 2003
- Synopsys Achieves Two IP Firsts: 65-nm PCIe and 90-nm USB Compliance Utilizing Common Platform Technologies
- Mosis offers IBM 90-nm process on MPW
- TSMC: Consumer market, 90-nm driving foundry sales
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design