ASIC Architect Announces Availability of Configurable AMBA 3 AXI Bridge for DDR Controller Cores
ASIC Architect Expands its DDR Offerings with AMBA© 3 AXITM Bridge for DDR Controller Cores
SANTA CLARA, CA., December 26, 2006 -- ASIC Architect, Inc. today announced the availability of Configurable AMBA© 3 AXITM; Bridge IP for its DDR Controller Cores. This solution will enable SoC designers to plug-in DDR Controller Core into AMBA3 AXI system bus, and mitigate the implementation risk and time-to-market challenges.
ASIC Architect is a high-speed controller solutions company. The company's portfolio of high end products includes PCI Express, DDR and SATA controller cores. The cores provide optimized solutions targeted for wireless, consumer, telecommunication and networking markets.
"At ASIC Architect, we are focusing on standards based IP with a commitment to developing leading edge implementation solutions for today's high-end SOC designs. Following the footsteps of successful completion of PCI Express AMBA 3 AXI Bridge, our engineers have developed AMBA 3 AXI Bridge IP for DDR Controller Core, for our lead customers." says Purna Mohanty, Vice President of ASIC Architect, Inc. "AMBA 3 AXI Bridge for DDR Controller Core is a configurable, high performance and scalable solution. The usual datapath complexities of the DDR controller core are built-into the bridge solution."
About ASIC Architect Products and Services:
ASIC Architect offers a wide range of high speed controller cores - PCI Express, DDR and SATA Cores, and the solution logic for these high-end cores for ASIC and SoC. The company is headquartered in Santa Clara, CA, USA with a design center at Bhubaneswar, India.
|
Related News
- ASIC Architect Announces the Availability of Configurable AMBA3 AXI Bridge for PCI Express Controller Cores
- ASIC Architect Announces the Availability of DDR 3 Controller Cores
- ASIC Architect Announces the Availability of Multi-Port Intelligent Arbiter and Scheduler for DDR Controller Cores
- ASIC Architect Announces the Availability of AMBA 2 AHB to PCI Express Bridge
- ASIC Architect Announces the Availability of PCI Express Gen 2 Controller Cores
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |