Faster verification is the goal at ST
Laurent Ducousso, who manages intellectual-property (IP) verification for STMicroelectronics' Home Entertainment Division, is a man in a hurry. He's in charge of verification for multimillion-gate systems-on-chip (SoCs) that go into consumer products, which have to ship on time. He's succeeding, thanks to a transaction-level SystemC-based approach that both speeds things up and greatly reduces the overall bug count. But debugging and software verification remain challenging. Ducousso recently talked to EE Times editor Richard Goering about ST's verification approach.
|
|
E-mail This Article |
|
Printer-Friendly Page |
|
||||||
Related News
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Breakthrough Synopsys IC Validator Technologies Deliver Faster Physical Signoff Convergence
- Synopsys Delivers 100X Faster Formal Verification Closure for AI, Graphics, and Processor Designs
- STMicroelectronics Standardizes on Synopsys VC Formal for Faster Verification Closure of Leading Microcontroller Designs
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design






