English
Rockwell seeks 50 percent design cycle reduction
Richard Goering, EE Times
(03/15/2007 12:10 AM EDT)
SAN JOSE, Calif. — Avionics electronics firm Rockwell Collins has initiated a five-year effort to cut its engineering cycle time by 50 percent, according to Linda Snow-Solum, senior director of enterprise infrastructure management at that company. In a presentation Wednesday (March 14), she outlined Rockwell's drive to integrate tools and processes at the enterprise level.
Snow-Solum was a speaker in the management track at the Mentor Graphics User-to-User conference. She discussed how Rockwell Collins is centralizing its tool selection and support, reducing engineering handoffs, cutting schematic development time, and using an internally developed "peer review" tool.
(03/15/2007 12:10 AM EDT)
SAN JOSE, Calif. — Avionics electronics firm Rockwell Collins has initiated a five-year effort to cut its engineering cycle time by 50 percent, according to Linda Snow-Solum, senior director of enterprise infrastructure management at that company. In a presentation Wednesday (March 14), she outlined Rockwell's drive to integrate tools and processes at the enterprise level.
Snow-Solum was a speaker in the management track at the Mentor Graphics User-to-User conference. She discussed how Rockwell Collins is centralizing its tool selection and support, reducing engineering handoffs, cutting schematic development time, and using an internally developed "peer review" tool.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Synopsys Collaborates with GLOBALFOUNDRIES to Deliver Up to 50 Percent Power Reduction for Designs Using the 22FDX Platform
- Xilinx Planahead v2.2 Tool Delivers Up To 2X Performance Boost And 50% Design Cycle Reduction For Virtex-4 FPGAs
- DecaWave Deploys Synopsys TetraMAX II ATPG on Latest Automotive Design to Lower Test Time 50 Percent and Speed Runtime by 10x
- Accusonus Achieves 60 Percent Reduction in Computational Cost of Speech Enhancement Software for Cadence Tensilica HiFi DSPs
- Fuji Xerox Reduces Silicon Area by More than 50 Percent Using Synopsys ASIP Designer
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design