USB 3.1 PHY (10G/5G) inTSMC (16nm, 12nm, N7, N6, N5,N3E, N3P)
EETimes Blog: Garage IP operation? Forget it!
Richard GoeringEDA Software Editor
Engineers who are thinking of launching a silicon intellectual property (IP) business in their garage with a couple of friends had better think again, according to panelists at this week's EDA Consortium meeting. The overall message: it's a big business for big players now.
Panelists at the EDA Consortium meeting discussed and debated IP business models, and there were differences of opinion on several topics, including pure-play IP vendors. But the overall message seems to be that if you want to succeed in the IP business, you'd better have high-value IP and an integrated solution.
|
|
E-mail This Article |
|
Printer-Friendly Page |
Related News
- Why have all broadcast powerhouses embraced intoPIX JPEG XS? Unraveling the secret behind industry leaders' unanimous adoption!
- Do more with less energy! What's behind Dolphin Design's Energy Efficient Platforms?
- Is It Time to Forget about Huawei?
- Google and eSilicon at DAC 2019: Doing EDA in the Cloud? Yes, It's Possible!
- How to meet the challenges of Set-Top-Boxes on Internet? Thanks to Dolphin Integration's Engineering Support team!
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design





