MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and 55nm)
VMETRO's Serial FPDP IP Core Supports Xilinx Virtex-5 FPGAs
September 13, 2007 -- VMETRO has expanded the use of its Serial FPDP IP core to support Xilinx® Virtex-5 FPGA-based products utilizing RocketIO GTP multi-gigabit serial transceivers. The combination of VMETRO’s industry-leading hardware and the sFPDP IP core provides high-performance, highly integrated solutions for both front panel optical and VITA-41 (VXS) backplane interconnects. Application areas for this combined Serial FPDP I/O solution include real-time imaging, signal processing, high-speed data recording and test systems.
The Serial FPDP IP core is provided in either obfuscated source for simulation or in full VHDL source. The core has been fully tested with and can be implemented on any VMETRO Virtex-5, Virtex-4, or Virtex-II Pro, FPGA-based products that utilize RocketIO GTPs or MGTs including the Phoenix VPF2 VITA-41 (VXS) Digital Signal Processor with Dual Virtex-5 FPGAs and Freescale MPC8641D, the Phoenix VPF1 VITA-41 (VXS) Digital Signal Processor with Dual Virtex-II Pro FPGAs and Dual PowerPC 744X, the Phoenix M6000 Intelligent I/O Controller and PMC-FPGA03/F FPGA-based PMC Processing Modules. Subject to licensing conditions, the core can also be used on non-VMETRO based Virtex-5, Virtex-4 and Virtex-II Pro based FPGA products.
|
Related News
- Xilinx Delivers Virtex-5 LXT FPGAs With Industry's First Built-In PCI Express Block And Low-Power Serial I/O
- Xilinx Ships Virtex-5 FXT FPGAs, Delivering the Ultimate in System Integration for Designs That Demand High-Performance Processing and High-Speed Serial I/O
- Xilinx Virtex-5 LXT Platform FPGAs Used in NEC's SX-9; World's Fastest Vector Supercomputer
- Xilinx Accelerates Serial Adoption with New Gigabit Ethernet Development Kit for Virtex-5 FPGAs
- Xilinx Delivers Virtex-5 LX330T Device - World's Largest FPGA with Serial Transceivers
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |