English
PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
Qualcore initiates standard cell library development-new business wing
Sunnyvale, Calif. -- May 7, 2009 - QualCore Logic, an intellectual property (IP) and full-service, mixed-signal application specific integrated circuit (ASIC) realization company today announced that it added Standard cell library development as its new business wing.
For more information on standard cell Click Here
Availability
These cores are available now for licensing. Pricing is available upon request.
For more details, visit the QualCore Logic website located at: http://www.qualcorelogic.com/.
About QualCore Logic
Founded in 1994, QualCore Logic is a leading provider of digital, mixed-signal and analog intellectual property (IP) for system-on-chip (SoC) designs. It can take an engineering or register transfer level (RTL) specification to GDSII through final silicon. It operates design and support centers in Sunnyvale, Calif., and Hyderabad, India, with more than 200 design engineers. Corporate headquarters is located at: 1289 Anvilwood Avenue, Sunnyvale, Calif. 94089. Web Site: http://www.qualcorelogic.com/
For more information on standard cell Click Here
Availability
These cores are available now for licensing. Pricing is available upon request.
For more details, visit the QualCore Logic website located at: http://www.qualcorelogic.com/.
About QualCore Logic
Founded in 1994, QualCore Logic is a leading provider of digital, mixed-signal and analog intellectual property (IP) for system-on-chip (SoC) designs. It can take an engineering or register transfer level (RTL) specification to GDSII through final silicon. It operates design and support centers in Sunnyvale, Calif., and Hyderabad, India, with more than 200 design engineers. Corporate headquarters is located at: 1289 Anvilwood Avenue, Sunnyvale, Calif. 94089. Web Site: http://www.qualcorelogic.com/
|
||||||
Related News
- SilTerra Leverages Silvaco's Library Characterization and Optimization Tools to Boost Efficiency in the Development of its Foundry Standard Cell IPs
- Agile Analog launches new Digital Standard Cell Library
- Alphacore To Develop Rad-Hard CMOS Standard Cell Library, Meeting DOD Standards, For U.S. Navy
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
- Faraday Unveils M1+ Library with Enhanced Routability on UMC 28HPC Process
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
E-mail This Article | 
|
|
Printer-Friendly Page |