Avalon Announces the Issue of their First US Patent
The invention provides a skew (delay) detection and skew correction apparatus for a high-speed data communications system with multiple data lanes. In FPGAs, skew occurs between transmission lines upon transmission startup. The invention ensures that the skew between all lanes falls within a certain tolerance, enabling the FPGA to adhere to the SFI-5 standard. Most FPGAs will be deficient without the use of this product, so Avalon is extremely pleased to have this patent.
Skew is detected and corrected through an iterative process which employs an algorithm to systematically iterate through a number of skew injection parameters for each of the data lanes to identify offsetting skew amounts to be injected into the data lanes to re-align the data lanes and achieve transmission line alignment.
Founder and CTO Wally Haas says, "Avalon is committed to Intellectual Property protection. This patent is a key differentiator for Avalon and many 40G FPGA designs in the marketplace could infringe on our IP. With the granting of this first patent and another seven non-provisional United States patent applications filed, Avalon extends its leadership in the optical transport market."
|
Related News
- Avalon Granted Patent for Innovative Skew-correcting Apparatus
- Xiphera Receives Its First US Patent
- BrainChip Awarded Latest Patent for Event-Based Pattern Detection
- BrainChip's Latest US Patent Award Extends Intellectual Property Strength and its Leadership in Edge Learning
- BrainChip Awarded US Patent for Accessing Learned Functions in an Intelligent Target Device
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |