Cadence Announces Restructuring
SAN JOSE, Calif. -- 10 Jun 2009 --Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the commencement of restructuring measures designed to further streamline operations and position the Company for its next phase of strategic growth. Upon completion, Cadence expects to achieve annual operating expense savings of approximately $30 million, through a combination of workforce and other expense reductions. The expected annual operating expense savings take into account additional investments planned for areas of critical importance to the Company’s customers, including verification and system-on-chip (SoC) development.
The Company expects to eliminate approximately 225 full-time positions, representing 5% of its global employee base. The reductions come primarily from resizing the worldwide field organization to current business levels, decreasing the level of investment in the manufacturing side of DFM (Design-for-Manufacturability) and other infrastructure areas of the business. Because of varying regulations in the jurisdictions and countries in which Cadence operates, these workforce reductions will be realized over a period of time and are expected to be completed in the second half of fiscal 2009. Cadence expects to record a restructuring charge of approximately $20 million to $25 million pre-tax, approximately $18 million of which will be recorded in the second quarter of 2009.
“Our top priorities are serving our customers and enhancing value for our shareholders,” said Lip-Bu Tan, President and CEO. “The measures we are announcing today streamline our operations as we simultaneously invest to enhance technology leadership in key growth areas. We are confident that the changes we are implementing will make Cadence a stronger, more focused Company as we emerge from the current economic downturn.”
“Our immediate focus is on our core capabilities, streamlining operations, and preparing for the next phase of Cadence’s growth,” said Kevin S. Palatnik, Senior Vice President, Chief Financial Officer. “Consistent with this focus, we have resized various levels of investment in the business, resulting in the actions announced today.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Announces Restructuring Program
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |