MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and 55nm)
Fabless ASIC startup eSilicon raises $6 million in funding
![]() |
Fabless ASIC startup eSilicon raises $6 million in funding
By Semiconductor Business News
February 21, 2002 (1:38 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020221S0056
SANTA CLARA, Calif. -- eSilicon Corp., a fabless chip supplier of ASICs, today announced that it has secured $6 million in funding from a number of investors. Fremont Ventures was the lead investor in eSilicon. Crosspoint Venture Partners, Texas Pacific Group, and a limited number of individual private investors also participated in the round. "eSilicon made remarkable strides in 2001, despite the worst semiconductor downturn in history," said Jack Harding, chairman, president and CEO of eSilicon Corp. "Coupled with recent customer announcements, this significant investment and strong vote of confidence by Fremont Ventures establishes our position as the company that is charting a new course for the ASIC industry," said Harding, who was previously president and CEO of Cadence Design Systems Inc. Last month, Harding announced eSilicon had garnered 10 design wins and he said the company would start shipping its first chips in volume next quarter (see Jan. 23 story). Among eSilicon's first designs are a special delay-locked loop circuit for a digital camera designed for Eastman Kodak; an MP3 encoder/decoder for PortalPlayer; a home gateway device designed for 2Wire; and a one-million-gate device for an undisclosed set-top maker.
Related News
- EVE Raises $6 Million in New Funding
- Chip Express, the Structured ASIC Leader, Raises $12 Million in Funding, Unveils New Name
- VSORA Raises $46 Million to Bring World's Most Powerful AI Inference Chip to Market
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |