IP Cores, Inc. Ships High-Speed Lossless Compression Core
Palo Alto, California, June 22nd, 2010 -- IP Cores, Inc. has shipped another version of its high-speed lossless data compression IP core.
"Our new core in the LZR1 family of cores supports lossless data compression with large block size ," said Dmitri Varsanofiev, CTO of IP Cores. "As all other cores in the LZR1 family, the core is scalable with throughputs of 10 Gbps easy to achieve in both ASIC and FPGA".
Lossless Compression
Lossless data compression is a class of data compression algorithms that allows the exact original data to be reconstructed from the compressed data. Lossless compression is used when it is important that the original and the decompressed data be identical, or when no assumption can be made on whether certain deviation is uncritical. Typical applications include data storage and transmission.
LZR1 Family of Cores
LZR1 implements the lossless compression algorithm on short units of data (“frames”). The core supports configurable maximum frame sizes. The design is fully synchronous and available in multiple configurations varying in bus widths and throughput.
LZR1 can easily deliver 10 Gbps of throughput in both FPGA and ASIC implementations. The compression ratio greatly depends on the data and somewhat depends on the frames size; on typical file corpuses varies between 1.5 and 2.
GCE1 datasheet is available on the IP Cores, Inc. Web site at http://ipcores.com/lzr1_lossless_compression_ip_core.htm
For more information about IP Cores’ product line, please visit www.ipcores.com .
About IP Cores, Inc.
IP Cores is a rapidly growing company in the field of security, error correction, and DSP IP cores. Founded in 2004, the company provides IP cores for communications and storage fields, including AES-based ECB/CBC/OCB/CFB, AES-GCM and AES-XTS cores, flow-through AES/CCM cores with header parsing for IEEE 802.11 (WiFi), 802.16e (WiMAX), 802.15.3 (MBOA), 802.15.4 (Zigbee), public-key accelerators for RSA and elliptic curve cryptography (ECC), cryptographically secure pseudo-random number generators (CS PRNG), secure SHA and MD5 hashes, lossless data compression cores, low-latency fixed and floating-point FFT and IFFT cores, as well as cyclic, Reed-Solomon, BCH and Viterbi decoder cores.
|
||||||
IP Cores, Inc. Hot IP
Related News
- IP Cores, Inc. Ships a High-Speed Forward Error Correction (FEC) IP Core
- Ambarella A5s with High-Speed CPU and Low-Power 45nm Technology Makes Pocket-Sized Hybrid Cameras a Richer User Experience
- Xilinx Ships Virtex-5 FXT FPGAs, Delivering the Ultimate in System Integration for Designs That Demand High-Performance Processing and High-Speed Serial I/O
- Altera Ships the Industry's First FPGA with 20 High-Speed Transceiver Channels
- Logic Fruit Technologies Releases High-Speed Interface IPs Stack for Advanced Computing
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
|
E-mail This Article |
|
Printer-Friendly Page |











