Stellamar Introduces New Performance Line of its Digital ADC Technology
December 7, 2010 -- Chandler, AZ - Stellamar has announced its new performance line of Digital ADCs. This follows on the heels of their first announcement, which unveiled the revolutionary design of ADCs using digital library cells instead of complex analog blocks. This permits Digital ADCs to be easily integrated in digital CMOS processes without requiring any special processing steps typical of the analog designs. Now, Stellamar is making headway into higher performance capabilities of up to 14 bit resolution and 500Hz bandwidth. “This new line demonstrates Stellamar’s commitment to continuous innovation and improvement,” says CEO Allan Chin. “It shows we are responding to the needs of customers.” Previously announced 12 bit, 4 kHz and 15 kHz bandwidth ADCs are now available on our Audio Evaluation board.
The new performance line adheres to all of the same benefits as the initial design. It eliminates most of the problems encountered in the integration of traditional ADCs and dramatically reduces the design cycle time in some cases by as much as 90%, risks up to 99% and cost up to 50%. Both ASICs and FPGAs can benefit from this technology: since analog blocks are not needed, the Digital ADC can be implemented in pure digital processes. Costly external ADCs are no longer necessary and less board space is needed.
Stellamar’s Digital ADCs have several advantages compared to traditional ADCs with equivalent performance. In particular they require on average 68% smaller silicon area, consume 50% less power on average, and can operate with lower supply voltages. These features make them ideal candidates for portable applications.
The ADC design is process technology independent, requires only digital layout and testing is performed by digital testers. All of this results in tremendous resource, time and cost savings.
Since Digital ADCs are characterized by extremely low drifts and their performance depends mainly on digital components, precision measurement devices will benefit from them. Furthermore, the Digital ADCs can be easily implemented with Rad-Hard digital technologies for military, space and avionics applications.
View the factsheet and for more product information please email info@stellamar.com.
|
Related News
- Digital Core Design introduces DQSPI - quad performance SPI
- Stellamar, partners announce All Digital ADC first pass rad hard silicon success
- Freescale Introduces Industry's Highest-Performance Fully Programmable Digital Signal Processor
- Broadcom Introduces an Advanced Dual-Channel AVC/VC-1/MPEG-2 Video Decoder Chip for High-Performance Digital Media Centers
- True Circuits Introduces New Line of Phase-Locked Loop Hard Macros; Significantly Smaller PLL Sizes Achieved Without Sacrificing Performance
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |