Novocell Semiconductor Announces the Release of NovoBlox Nano One-Time Programmable Memory
Hermitage, PA, February 2, 2011--Novocell Semiconductor, Inc., a leading supplier of non-volatile memory intellectual property (IP), today announces the release of NovoBlox Nano, a new, enhanced high density version of Novocell’s reliability leading NovoBlox OTP. NovoBlox Nano OTP is available in densities ranging from 8K to 256K bits. Compared to the original NovoBlox memories, the Nano architecture minimizes the real estate needed on chip by an average of 70%--leading to one of the industry’s densest designs.
Novocell’s NovoBlox technology is based on a unique, patented SmartBit cell that uses dynamic programming and sensing to ensure hard breakdown of the antifuse, guaranteeing programming and eliminating tail bits. The Nano technology allows the area previously needed to accommodate an 8K block to accommodate a 64K block.
About Novocell Semiconductor, Inc.:
Novocell Semiconductor, Inc., specializes in developing and delivering advanced non-volatile memory intellectual property (IP) to the semiconductor industry. Novocell is the only provider of 2nTP, the first multi-time write antifuse memory IP. NovoBlox OTP and 2nTP are the reliability leading antifuse memories proven to have zero tail bit failures within operating ranges and 30 years of data retention. The technology is available and is scalable from 350nm to 45nm and beyond. For more information, please visit: www.novocellsemi.com.
|
Silicon Storage Technology, Inc. Hot IP
Related News
- Novocell Semiconductor announces the expansion of the firm's one-time programmable non-volatile memory IP product line
- Novocell Semiconductor Announces NVM IP Tape Out at IBM 45nm – Brings 100 Percent Reliable Anti-Fuse One-Time Programmable Non-Volatile Memory to Advanced Node
- Altair Semiconductor Selects Kilopass XPM One-Time Programmable Non-Volatile Memory for High-Volume LTE Chip
- STMicroelectronics Partners with Kilopass For One-Time Programmable Anti-Fuse NVM Memory
- NSCore's One-Time Programmable Memory Completes Qualification at TSMC 65nm and 0.18um Technologies
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |