MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and 55nm)
Sibridge Technologies VIPs adopt UVM 1.0
Santa Clara, CA 1st March, 2011: Sibridge Technologies, a leading provider of Design and Verification IPs, with expertise in ASIC/SoC design & verification and Embedded solutions, today at DVCON announced the adoption of Universal Verification Methodology (UVM 1.0) for its suite of Verification IPs. The company offers a suite of Design IP (DIP) and Verification IP (VIP) for industry-standard interfaces including PCI Express Gen 1.1, 2.0, 3.0, Ethernet 100G/40G/10G/1G/100M/10M, USB 2.0/3.0, AMBA AHB/AXI and I2C.With the advent and integration of UVM, Sibridge promises the ease of VIP usage with reduced time to market.
“The UVM compliant Verification IPs will enable customers to take the advantage of UVM features for increasing the productivity and making their verification environment vendor independent. The availability of UVM compliant Verification IPs will expedite the verification process and enable faster functional verification of large, complex System-on-Chip (SoC) designs.” said Samir Shroff, Vice President Engineering.
Sibridge’s UVM compliant VIPs leverage the power of SystemVerilog to provide verification engineers with highly scalable, expandable and value added verification solution. Sibridge’s teams of verification experts have helpedin developing an extensible verification environment to provide maximum functional coverage that increases the quality of Verification IPs. The power of UVM will enable customers’ with efficient usage of robust, reusable and interoperable verification IP by minimizing verification time and efforts.
About Sibridge Verification IP
Sibridge offers a large portfolio of verification IPs, comprising of PCI Express Gen 1.1, 2.0, 3.0, Ethernet 100G/40G/10G/1G/100M/10M, USB 2.0/3.0, AMBA3/4 AXI, AMBA2 AHB/APB, I2C, UART and SPI. These VIPs provide a rich set of configuration parameters for controlling VIP functionality along with built-in coverage to facilitate verification progress analysis.
About Sibridge Technologies
Sibridge Technologies provides innovative value added solutions for design, verification, and embedded systems development to worldwide semiconductors and electronic product companies. The company offers a unique blend of three critical components in the development of SoCs: design and verification IP portfolios; strong chip design, integration, and verification expertise; embedded systems hardware & software design and validation for streaming media, wireless, and networking applications. The company has design centers in Ahmedabad, India and Santa Clara, USA. For more information please contact info@sibridgetech.com or visit http://www.sibridgetech.com
|
Related News
- Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release
- Paradigm Works Announces that VerificationWorks is Now UVM 1.0 Compliant
- Neurxcore leverages Aedvices VIPs for the verification of its neural processors
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
- Chiplets Get a Formal Standard with UCIe 1.0
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |