Fairchild Semiconductor Achieves First-Pass Silicon Success with DesignWare USB 2.0 nanoPHY IP
High-Quality USB 2.0 IP Reduces Integration Risk and Helps Meet Critical Low Power and Area Requirements for Complex SoC Design
MOUNTAIN VIEW, Calif., March 31, 2011 -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Fairchild Semiconductor (Fairchild) has achieved first-pass silicon success for its FUSB2500 UTMI+ Low-Pin Interface (ULPI) USB On-The-Go (OTG) transceiver chip utilizing Synopsys' DesignWare® USB 2.0 nanoPHY IP. Fairchild selected Synopsys' silicon-proven DesignWare IP because it was low in power and area and offered impressive technical features, including auto-detect functionality and ULPI interface. In addition, the tunability of the PHY enabled Fairchild to easily conduct post-silicon adjustments without incurring the cost of a metal respin. Fairchild was able to easily integrate the DesignWare USB 2.0 nanoPHY IP within weeks and had convenient access to a knowledgeable, responsive technical support team. This combination enabled Fairchild to lower integration risk and speed their time-to-market.
Targeting the high-end handset market, the Fairchild FUSB2500 USB 2.0 OTG transceiver chip was an extremely complex design that would be their first 130 nanometer (nm) chip to be integrated by a major manufacturer. Fairchild acquired USB IP from Synopsys, an established IP provider, to allow them to focus on their product differentiation and meet their critical 14 month project schedule. Using Synopsys' DesignWare USB 2.0 nanoPHY IP enabled Fairchild to successfully launch their leading FUSB2500 transceiver chip into the market on schedule.
"With a tight development schedule and complex design requirements, we wanted to partner with a trusted and established IP vendor such as Synopsys," said Jerry Johnston, senior director of switch and interface at Fairchild. "The Synopsys' DesignWare USB 2.0 nanoPHY IP offered us a solution that would incorporate all of our design needs and meet our time-to-market window. Synopsys' DesignWare IP is a high-quality product and will continue to be a key element of our future product developments."
"As companies such as Fairchild develop differentiated products that help their customers maintain a competitive edge, they can rely on Synopsys to help provide them with the necessary IP to meet their critical time-to-market window," said John Koeter, vice president of marketing for the Solutions Group at Synopsys. "As a leading provider of USB IP, with over 2,000 design wins and millions of units shipping in volume, Synopsys invests heavily in developing high-quality DesignWare USB IP that delivers key functionality to address our customer's design requirements and reduce integration risk."
About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes complete interface IP solutions consisting of controllers, PHY and Verification IP for widely used protocols, analog IP, embedded memories, logic libraries and configurable processor cores. In addition, Synopsys offers SystemC transaction-level models to build virtual prototypes for rapid, pre-silicon development of software. With a robust IP development methodology, reuse tools, extensive investment in quality and comprehensive technical support, Synopsys enables designers to accelerate time-to-market and reduce integration risk. For more information on DesignWare IP, visit: http://www.synopsys.com/designware. Follow us on Twitter at http://twitter.com/designware_ip.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Sequans Communications Achieves First-Pass Silicon Success with Synopsys DesignWare USB 2.0 nanoPHY IP
- Synopsys DesignWare USB 2.0 and Ethernet IP Enables First-Pass Silicon Success for STMicroelectronics
- Tenstorrent Achieves First-Pass Silicon Success for High-Performance AI Processor SoC Using Synopsys' Broad DesignWare IP Portfolio
- NSITEXE Achieves First-Pass Silicon Success for High-Performance Data Flow Processor-based SoC Test Chip Using DesignWare IP
- Habana Labs Achieves First-Pass Silicon Success for High-Performance AI Processor SoC Using DesignWare IP
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |