Dolphin Integration announces breaking density records with the AURA Single Port memory registers (1PRFile) at 65 nm LP
Grenoble, France – June 20, 2011 -- Using the 1PRFile AURA generator leads to die cost decreased as much as 50% and to power consumption halved in comparison with alternative solutions!

1PRFile benchmark for a notebook application at 65 nm LP
Benchmark based on 18 1PRFile instances:
- Area: 45% gain
- Leakage: 60% less
- Dynamic Power: 20% less
- Support for Dynamic Voltage and Frequency Scaling: low voltage down to 0.9 V +/-10% for additional power savings
Look at the Presentation Sheet
Require an access to the online generator
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
|
||||||
Dolphin Semiconductor Hot IP
Related News
- Dolphin Integration launches a 65 nm compiler for Dual Port Register Files reaching the highest density
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
- The SpRAM PLUTON is a breeze from Dolphin Integration cooling up to 100 times leakage beyond stand-by modes at 180 nm
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
|
E-mail This Article |
|
Printer-Friendly Page |





