MagnaChip to Offer Cost Competitive Compact Standard Cell Library for Low Power Applications
SEOUL, South Korea, Nov. 8, 2011 -- MagnaChip Semiconductor Corporation ("MagnaChip Semiconductor") (NYSE: MX), a Korea-based designer and manufacturer of analog and mixed signal semiconductor products, today announced that it now offers cost competitive compact standard cell libraries targeting low power applications in 0.18um and 0.35um technologies.
The new standard cell library features a smaller cell area and lower operating power by incorporating a compact design architecture. The cell area is reduced by up to 25% and the operating power consumption by a maximum of 60% compared with the use of conventional design libraries. In addition, these new compact standard cell libraries have the advantage of increased speed in addition to leakage and latch up control when compared to previous compact standard cell libraries. Any weakness to latch up is sharply reduced by using a self-well bias contact scheme.
T.J. Lee, Senior Vice President and General Manager of MagnaChip's Corporate and SMS Engineering commented, "We are very pleased to announce the offering of our competitive compact standard cell library for cost effective and low power applications These cell libraries will provide cost competitiveness and design flexibility to meet the increasing application specific needs of our foundry customers."
About MagnaChip Semiconductor
Headquartered in South Korea, MagnaChip Semiconductor is a Korea-based designer and manufacturer of analog and mixed-signal semiconductor products for high volume consumer applications. MagnaChip Semiconductor has one of the broadest and deepest range of analog and mixed-signal semiconductor platforms in the industry, supported by its 30-year operating history, a large portfolio of registered and pending patents, and extensive engineering and manufacturing process expertise. For more information, please visit http://www.magnachip.com/.
|
Related News
- Dolphin Integration announces a SESAME Library stem for ultra low power and low voltage in 0.18 um
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Cactus Semiconductor chooses Dolphin Integration's Library for their low power, portable medical applications
- Dolphin Integration announces a new generation of ultra-dense standard cell library for GSMC 0.18 mm uLL eFlash process
- Innopower First to Deliver Complete Memory Compiler and Miniaturized Cell Library, miniLib+, for 55nm LP(Low Power) process
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |