TSMC 4nm (N4P) 1.2V/1.8V Basekit Libraries, multiple metalstacks
Analog Bits SERDES Achieves 10Gbps on Consumer Electronic Cables
Performance reduces BOM, power and package costs while driving higher data-rates
Mountain View, CA, March 27, 2012 – Analog Bits, the Integrated Clocking and Interface IP leader, unveiled a new cable-specific SERDES IP specifically targeting the cost-sensitive, yet performance demanding consumer cable market.
The latest addition to the Analog Bits SERDES IP product line allows customers to use low cost cables with SERDES at either end to recover and retime the signal and has been demonstrated with multiple cables including FFC ribbon, Micro-Coax and Dual-Coax.
"Cable cost is a critical consideration for our consumer electronics customers," explains Mahesh Tirupattur, Executive Vice President, Analog Bits, "Our SERDES IP offers unique low power capability that improves signal integrity with incredibly low bit-error-rate."
The pin-configurable macro uses standard CMOS logic process devices and exhibits exceptional input sensitivity, jitter tolerance and sophisticated equalization. Its low pin count, low power and compact form factor – 0.095 mm2 active silicon area per lane – make it suitable for a variety of flip-chip and wire-bond packages embedded in connectors. The serial client interfaces can connect directly to SFPs and operate over a wide range of frequencies from 125 Mb/s up to 12.5 Gb/s.
All Analog Bits’ Programmable SERDES provides a Physical Media Attachment (PMA) Layer capable of signaling at multiple data rates and supports multi-protocol market needs including a wide range of AC-coupled high-speed serial communication standards requiring serial Clock Data Recovery (CDR).
Analog Bits’ proprietary and industry leading PLL technology, in combination with sophisticated circuit techniques and innovative I/O design makes this macro an extremely area and power efficient solution. The PMA can be integrated with the available PCS to provide a PCI-Express Gen1/Gen2/Gen3 PHY solution, and has interface capability to allow integration with other customer-designed serial protocol PCS layers.
For more information visit www.analogbits.com/serdesCable.htm
About Analog Bits:
Founded in 1995, Analog Bits, Inc. is the leading supplier of low-power, customizable analog IP for easy and reliable integration into modern CMOS digital chips. Our products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES/PMA and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of uses of IP fabricated in customer silicon from 0.35-micron to 28-nm processes, Analog Bits is the premier analog IP supplier with an outstanding heritage of "first time working silicon" at merchant foundries and IDMs.
|
||||||
Related News
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Analog Bits to Provide Precision PLL and SERDES IP to DesignShare for SiFive Freedom Platform
- Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate Half-Power SERDES at TSMC's San Jose Technology Symposium
- Analog Bits' Half Power SERDES Demonstrated at DesignCon
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
|
E-mail This Article |
|
Printer-Friendly Page |












