Cadence Encounter RTL-to-GDSII Flow Enables Sharp to Achieve 2X Improvement in Turnaround Time
Sharp Enhances Efficiencies and Design Quality in Development of CMOS Image Sensor
SAN JOSE, Calif., 17 Jul 2012 - Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that Sharp Corp. has adopted the Cadence® Encounter® RTL-to-GDSII flow to develop its CMOS image sensors, resulting in a 2X faster turnaround time over its previous digital flow. In addition to speeding time to market, Sharp reported higher quality of results in timing, area and productivity.
“Once we switched to the Cadence Encounter RTL-to-GDSII flow, we saw dramatic improvements in turnaround time and better quality designs,” said Naoya Fujita, division deputy general manager and department general manager of the Product Planning Department, Sensing Device Division in Sharp’s Electronic Components and Devices Group. “We exceeded our design requirements and expectations, and look forward to continued collaboration with Cadence to meet the growing demand for high-quality CMOS images sensors.”
Sharp’s adoption of the integrated Cadence RTL-to-GDSII flow included standardizing on Encounter RTL Compiler, Encounter Conformal Equivalence Checker, Encounter Digital Implementation, and Encounter Test.
Among the benefits Sharp cited were better congestion handling and faster timing convergence than with its previous methodology.
“Cadence is committed to continue advancing digital design and implementation,” said Dr. Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. “We worked closely with the Sharp design team to demonstrate how our technology-leading Encounter RTL-to-GDSII flow can help them achieve and exceed their targets in the highly competitive arena of CMOS image sensors. Through collaboration and technology investment, we are able to help companies like Sharp achieve the highest possible quality of silicon and significantly faster time to market.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Freescale Semiconductor Uses Cadence Encounter RTL-to-GDSII Flow to Tapeout a 28nm 1.8GHz Communications Processor
- Denso Gains Significant Productivity and Quality-of-Results Advantages with Cadence Mixed-Signal, Low-Power Solutions
- Cadence Accelerates High-Performance, Giga-Scale, 20nm Design With Next-Generation Encounter RTL-to-GDSII Flow
- Cadence Genus Synthesis Solution Enables Toshiba to Complete a Successful ASIC Tapeout with a 2X Logic Synthesis Runtime Improvement
- Cadence Introduces 32/28-Nanometer Low-Power RTL-to-GDSII Silicon Realization Reference Flow for Common Platform Alliance
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |