Synopsys adds timing-defect option to test generator, boosts design-for-test compiler
![]() |
Synopsys adds timing-defect option to test generator, boosts design-for-test compiler
By Semiconductor Business News
October 29, 2001 (11:58 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011029S0033
BALTIMORE--At the International Test Conference here today, Synopsys Inc. announced new advanced test modeling technology that will more than triple the capacity of the company's design-for-test complier software, while increasing the tool's speed by seven times without impacting IC-layout optimization features. The Mountain View, Calif.-based company also announced a new option to its automatic test pattern generation products, called TeraMax ATPG, which enables designers to detect timing-related defects during manufacturing test. The enhancements are aimed at enabling test technology to keep up with the growing complexity of IC designs. According to Synopsys, up to half of manufacturing defects in today's IC designs are timing related, and these problems may not be caught without specifically targeting delay defects. Synopsys said its TetraMAX DelayTest is a structured, scan-based approach to delay testing that's compatible with low-cost automatic test equipment. "Achieving fully testable semiconductor devices today requires that DFT [design-for-test] products stay ahead of the design complexity curve," said Antun Domic, senior vice president and general manager of Synopsys' Nanometer Analysis and Test Business Unit. He said Synopsys has included a new breakthrough test modeling technology into its DFT complier to handle complex multi-million gate system-on-chip designs. "This new test modeling technology is based on the proposed IEEE P1450.6 Core Test Language (CTL) standard," Domic said. The new capability in Synopsys' DFT compiler will be available in December. Current customers using the DFT compiler will receive this new capability at no additional charge as a maintenance update, the company said. Pricing for the new compiler begins at $22,500 for a one-year technology subscription license. The DelayTest option to TetraMAX ATPG is now available with prices beginning at $36,660 for a one-year subscription license. FONT>
Related News
- Synopsys updates design-for-test solution
- Synopsys, Mentor spiff up design-for-test tools
- Atrenta adds design-for-test analysis to SpyGlass tool
- Latest Synopsys IC Compiler II Release Boosts Quality-of-Results for Performance-Critical Designs
- Magma Unveils Talus ATPG and Talus ATPG-X – Expands Design-for-Test Capabilities with Physically Aware ATPG and On-Chip Compression
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |