ARM Benchmarks Flavors of Big-Little Multiprocessing
Peter Clarke, European News Director
8/6/2013 12:00 PM EDT
There seems to be a certain amount of excitement brewing around Samsung's Exynos Octa versus Qualcomm's quad-core Snapdragons and MediaTek's forthcoming True Octa-ness. I thought I would share some of the "big-little" thinking of ARM that I received on a recent trip to Cambridge, Mass.
Big-little is the approach whereby differently optimized cores implementing the same instruction set architecture are deployed in an SoC. This means tasks can be assigned to different cores depending on the context in which the device finds itself. However, it should also be remembered that big-little is a special case and does not cover the entire heterogeneous multiprocessing (HMP) landscape. HMP also includes the possibility of running software tasks on CPU cores, graphics processing units (GPUs), and other cores besides.
But ignoring GPU-compute at present, big-little comes in three flavors. There may be more flavors in the future. The technique may even evolve into little-big-biggest-other, but for now, ARM identifies three modes of operating big-little.
|
|
E-mail This Article |
|
Printer-Friendly Page |
|
||||||
Arm Ltd Hot IP
Related News
- Big-little is sweet 16
- TSMC and ARM set new benchmarks for performance and power efficiency with first announced FinFET silicon with 64-bit ARM big.LITTLE technology
- Samsung Primes Exynos 5 Octa for ARM big.LITTLE Technology with Heterogeneous Multi-Processing Capability
- Are ARM's big-little days numbered?
- ARM tips 64-bit 'big-little' processors, partners
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design






