Secure-IC's Securyzr™ Tunable Hash (SM3) Hardware accelerator
Group Describes Specs for x86, ARM SoCs
Rick Merritt, EETimes
8/26/2013 01:00 AM EDT
SAN JOSE, Calif. — Engineers got their first public look at work-in-progress on an open specification for programming processors using a variety of different kinds of cores. The Heterogeneous Systems Architecture Foundation (HSA) gave a half-day tutorial at the Hot Chips conference here on a set of specs it aims to release in mid-2014.
The HSA specs initially aim to let graphics cores act as equal citizens on an SoC with host processor cores, sharing features such as a common pool of coherent memory. They will evolve to include other kinds of cores such as DSPs, codecs, DMA engines, and other accelerators in the future.
|
|
E-mail This Article |
|
Printer-Friendly Page |
Related News
- Mentor Nucleus RTOS extends system reliability for Arm Cortex v8-A 64-bit processors on multicore SoCs
- Qualcomm Details ARM Server SoCs
- New ARM CoreLink System IP Provides the Foundation for Next-Generation Heterogeneous SoCs
- Synopsys Extends Performance Exploration Solution for ARM AMBA 4 Interconnect-based Multicore SoCs
- Xilinx and OmniTek Launch the Era of All Programmable SoCs for Broadcast Equipment Makers at IBC 2012
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design






