Real Intent Delivers Next Release of Meridian Constraints for Advanced Sign-off of SoC Designs
SUNNYVALE, Calif. – December 2, 2013 – Real Intent Inc., a leading provider of EDA advanced sign-off verification solutions, today announced the next version of its Meridian Constraints product for comprehensive automated design constraint management. The new Version 5.0 software release adds enhanced design constraints and hardware description language support to help designers meet their timing goals for complex designs. It maintains Real Intent's product leadership in delivering what the company believes are the industry's fastest-performance and highest-capacity RTL verification tools.
Version 5.0 features the following enhancements:
- Better performance for faster turnaround
- Complete mixed-language support (VHDL + Verilog/SystemVerilog)
- Processing and selection of design files for more efficient workflow
- Enriched support of SDC naming schemes used by different synthesis tools for easier integration
- New commands for asynchronous clock definition and generation for CDC analysis
Sarath Kirihennedige, senior manager of product engineering at Real Intent, said, "Designers no longer can rely on spreadsheets and manual methods to organize the timing constraints for their designs because of growing complexity. Meridian Constraints provides the automation they need to create, manage, and verify all aspects of their SDC, to ensure their timing goals are met. The new version 5.0 release also enables other tools in the design flow to deliver a more efficient CDC analysis, and makes low-power and X-verification flows more successful." For additional comments from Sarath, click on the video interview below.
Comprehensive SDC Management and Verification
Meridian Constraints offers comprehensive high-performance constraint validation, constraints template generation, coverage analysis, equivalence checking and timing exception verification capabilities for timing constraints employed across all phases of the synthesis and implementation flow. Real Intent believes no other product delivers such comprehensive SDC management and verification capabilities.
Availability
The new release of Meridian Constraints is available now. Pricing depends on product configuration. For more information, please email info@realintent.com
About Real Intent
Companies worldwide rely on Real Intent's EDA software to accelerate early functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent's Meridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.
|
Related News
- Real Intent Delivers Major Innovation in Clock Domain Crossing Sign-off of SoC Designs
- Real Intent Announces Meridian RDC, a New Product for Reset Domain Crossing Sign-off
- Real Intent Unveils Major Enhancements in Ascent XV for Early Detection and Management of Unknowns in Digital Designs
- Real Intent Joins DARPA Toolbox Initiative to Provide Mil/Aero/Defense Grade Static Sign-Off
- Real Intent Expands ISO 26262 Functional Safety Compliance for Static Sign-Off Products
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |