TSMC 4nm (N4P) 1.2V/1.8V Basekit Libraries, multiple metalstacks
Cadence DDR4 PHY IP Achieves 2667 Mbps Performance - Fastest in the Industry
SAN JOSE, Calif., 29 Jan 2014 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that it has achieved 2667 Mbps performance on its DDR4 PHY Intellectual Property (IP) at 28nm, the highest known performance in the industry. Targeting server, networking and consumer applications, the Cadence® DDR4 PHY IP is a silicon-proven, robust and low-risk DDR PHY that has been verified with the Cadence DDR4 controller IP. DDR4 PHY IP has several significant advantages over DDR3, including greater reliability, reduced power, higher capacity, a more robust RAS (reliability, availability, and serviceability) feature, and better stacking capabilities for enterprise, micro-server, ultrathin and tablet markets.
“As DDR4 high-speed memories now become readily available, designers are looking for IP that can support 2667 Mbps,” said Amjad Qureshi, senior group director, Cadence IP Group. “By providing both the DDR4 controller and the DDR4 PHY at such high speeds, Cadence gives designers the confidence and assurance that they can build next-generation systems which are faster, lower power and have more capacity.”
DDR4 PHY IP is available now and for more information on DDR IP, please visit: http://ip.cadence.com/ipportfolio/memory-ip/ddr-lpddr#ddr-controllers
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
||||||
Cadence Hot IP
Related News
- Cadence Achieves PCIe 5.0 Specification Compliance for PHY and Controller IP in TSMC Advanced Technologies
- Introducing DDR5/DDR4/LPDDR5 Combo PHY IP Core, Silicon Proven in 12FFC for Next-Gen High performance SoCs is available for immediate licensing
- Rambus Achieves Industry-Leading GDDR6 Performance at 18 Gbps
- Cadence Announces DDR4 and LPDDR4 IP Achieve 3200 Mbps on TSMC 16nm FinFET Plus Process
- Cadence Achieves PCIe 3.0 Compliance for PHY and Controller IP
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
|
E-mail This Article |
|
Printer-Friendly Page |











