DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List
JEDEC Announces Publication of Release 6 of the DDR3 Serial Presence Detect Standard
ARLINGTON, Va., USA – FEBRUARY 26, 2014 – JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of Release 6 of the DDR3 Serial Presence Detect (SPD) document. The updated standard, SPD4_01_02_11: SPD Annex K – Serial Presence Detect (SPD) for DDR3 SDRAM Modules (Release 6), describes new memory timing parameters and enables higher capacity memory modules, and may be downloaded free of charge from the JEDEC website: http://www.jedec.org/standards-documents/results/4_01_02_11.
“The DDR3 memory module market is in its full stride, with new applications pushing the technology into an ever-widening array of offerings, and the Serial Presence Detect is a reliable and consistent way to document the features of these new modules so that system software can tune system performance,” said Mian Quddus, Chairman of JEDEC’s JC-45 Committee for Dynamic Random Access Memory (DRAM) Modules. He added, “This release of the DDR3 SPD standard adds support for memory modules with up to 8 ranks of DDR3 SDRAMs, enabling 64GB per slot using mainstream 4Gb memory chips.”
JEDEC’s JC-45 Committee for Memory Modules developed the SPD standard in conjunction with the development of the new module types with the objective of enabling performance optimizations based on the characteristics of the DDR3 memories used on each module. SPDs are present on all JEDEC DRAM modules. Parameters such as storage capacity, speed, voltages supported, and the presence of thermal sensors allow systems to configure systems dynamically by reading the SPD on each module at initialization time.
Modules using the new parameters in DDR3 SPD document release 6 will be released over the coming year. System software can detect the availability of new information by examining the SPD revision code programmed onto each module.
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing nearly 300 member companies work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for free download from the JEDEC website. For more information, visit www.jedec.org.
|
Related News
- JEDEC Releases New Standard for LPDDR5/5X Serial Presence Detect (SPD) Contents
- JEDEC Announces Publication of the SPD5118 Hub and Serial Presence Detect Device and the DDR5 SPD Contents Specifications
- JEDEC Announces Publication of Serial Presence Detect Support and Module Labels Specifications to Support New Hybrid Memory (NVDIMM)
- JEDEC Announces Annual Serial Presence Detect Enhancements
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |