Ceva-Waves Bluetooth 5.3 Low Energy Baseband Controller, software and profiles
FinFETs Not the Best Silicon Road
Handel Jones, International Business Strategies Inc.
EETimes (3/27/2014 05:05 PM EDT)
The semiconductor industry's growth has historically depended on a reduction in cost per transistor with each migration to smaller dimensions, but next-generation chips will not deliver this cost reduction. The impact of this situation is one of the most serious challenges the industry has faced within the last 20-30 years.
Specifically, next-generation 20nm bulk high-K metal gate CMOS and 16/14nm FinFET process will deliver smaller transistors. However, they will also have a higher cost per gate than today's 28nm bulk HKMG CMOS.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Samsung Describes Road to 14nm
- Dolphin Design announces the successful launch of its first silicon tape out in 12nm FinFet
- AGIC Tape Out First Silicon at 14nm FinFET Technology
- Silicon Creations Relies on Silvaco's Custom Design Flow for New Advanced FinFET Designs
- Achronix Completes Production Silicon Validation of 16nm FinFET+ Speedcore eFPGA Technology
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design