Power & area optimized: 2–3-stage, single-issue pipeline, as small as 13.5k gates
Synopsys' IC Validator Distributed Processing Accelerates Signoff Physical Verification of Mellanox Design
IC Validator Delivers Near-Linear Distributed Processing Scalability
MOUNTAIN VIEW, Calif., Aug. 31, 2015 -- Synopsys, Inc. (Nasdaq:SNPS) today announced that IC Validator used advanced multi-processing techniques to speed up the design rule checking (DRC) of Mellanox's latest design. IC Validator completed the signoff physical verification using TSMC's 28nm signoff runset and reduced the DRC elapsed time for this large design to under 14 hours by automatically distributing the job over 28 processor cores. IC Validator's high-productivity multi-processing was also used to speed up layout versus schematic (LVS) correctness checking and to perform customized design for manufacturability (DFM) and dummy metal fill on the design.
"We ran our design on 28 processor cores and found IC Validator to deliver near-linear scalability, reducing DRC run time," said Ofer Ezra, principal engineer at Mellanox. "We achieved further productivity gains by writing a customized dummy metal fill runset for IC Validator that gave us additional reliability advantages on our on-chip power distribution network."
IC Validator is a comprehensive physical verification product including design rule checks (DRC), layout-vs.-schematic (LVS) checks, double-patterning checks and metal fill insertion. IC Validator's modern architecture and excellent multi-core scalability make it the signoff tool of choice for a growing number of designers developing small analog chips to those designing the largest, most advanced digital chips.
"A growing number of companies are seeing the benefits of physical verification signoff with IC Validator," said Bijan Kiani, vice president of marketing for Synopsys' Design Group. "The successful tapeout of this large design reinforces the viability of IC Validator as a signoff product that enables significantly reduced time to tapeout for our customers."
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys' IC Validator Certified by TowerJazz for Signoff Physical Verification
- Synopsys' IC Validator Certified by Samsung Foundry 14-nm Process for Signoff Physical Verification
- Synopsys' IC Validator Signoff Physical Verification Delivers 2X Memory Reduction in Latest Release
- Breakthrough Synopsys IC Validator Technologies Deliver Faster Physical Signoff Convergence
- GLOBALFOUNDRIES Qualifies Synopsys' IC Validator for Signoff Verification on 22FDX Platform
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |