English
Digital Blocks Validates Existing I2C Slave Controller IP Core Family Compatibility with MIPI I3Cs
GLEN ROCK, New Jersey, Nov 6, 2016 – Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers with Embedded Processor & Peripherals requirements, extends its leadership in I2C Controller Verilog IP Cores with validation of its existing I2C Slave Controller family with the emerging MIPI I3C (Improved Inter Integrated Circuit) standard.
Digital Block I2C Slave Controller Verilog IP Cores, in addition to operating withing a NXP I2C bus, can integrate into an I3C bus and communicate with a MIPI I3C Master. Digital Block I2C Slave IPs compatible with the MIPI I3C standard are the following:
| DB-I2C IP Core | Product Description |
| DB-I2C-S-AVLN | I2C Controller IP - Slave, Parameterized FIFO, AVLN Bus |
| DB-I2C-S-APB | I2C Controller IP - Slave, Parameterized FIFO, APB Bus |
| DB-I2C-S-AHB | I2C Controller IP - Slave, Parameterized FIFO, AHB Bus |
| DB-I2C-S-AXI | I2C Controller IP - Slave, Parameterized FIFO, AXI Bus |
| DB-I2C-S-SCL-CLK | I2C Controller IP - Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements |
| DB-I2C-S-SCL-CLK-APB | I2C Controller IP - Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU. |
Price and Availability
The DB-I2C Core Family have led the industry since 2006 and are available in synthesizable Verilog RTL, along with synthesis scripts, a simulation test bench with expected results, datasheet, and user manual. For further information, product evaluation, or pricing, please visit Digital Blocks at http://www.digitalblocks.com and http://www.digitalblocks.com/I2C-IP-Core-Reference-Design.html
About Digital Blocks
Digital Blocks is a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers with requirements for Embedded Processor & Peripherals, TFT LCD Display Controllers & Processors, 2D Graphics Hardware Accelerator Engines, LVDS Display Link Layer Drivers, Video Signal & Image Processing, and Low-Latency TCP/UDP/RTP Hardware Protocol Stacks for High-Speed Networking.
Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer’s development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: +1-201-251-1281; Fax: +1- 702-552-1905; On the Web at www.digitalblocks.com
|
||||||
Digital Blocks Hot IP
Related News
- Digital Blocks Extends its MIPI I3C Controller IP Core Family with I3C Master/Slave, I3C Master, and I3C Slave Releases.
- Digital Blocks AMBA Peripherals I3C, I2C, eSPI, xSPI Controller IP Core Families Extend Leadership with enhancements containing feature-rich, system-level integration features.
- Digital Blocks Extends its I2C Controller IP Core Family with More Enhanced Capabilities & System-Level Features
- Digital Blocks Extends its I2C Controller IP Core Family with Enhanced Capabilities & System-Level Features
- Digital Blocks Announces I2C-Master Controller IP Core Family with the availability of the DB-I2C-M for the ARM AMBA 2.0 APB and Altera NIOS II Avalon Interconnects
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
E-mail This Article | 
|
|
Printer-Friendly Page |