1.6T Ultra Ethernet IP Solution with PHY, Controller and Verification IP
Sidense Exhibiting and Presenting a Paper at the TSMC Open Innovation Platform (OIP) Ecosystem Forum
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Ottawa, Canada and Santa Clara, Calif. -- September 5, 2017
What
Sidense is exhibiting and presenting a paper at the TSMC OIP Ecosystem Forum
Where
Santa Clara Convention Center
5001 Great America Pkwy
Santa Clara, CA 95054
Booth #604
When
Wednesday, September 13
8:00AM to 6:30PM
What
Sidense will be exhibiting and presenting a paper, "Robust NVM Solutions for TSMC Specialty and Advanced FinFET Technologies." Sidense will also have a second paper, “Secure Supply Chain Enablement using JTAG IEEE 1149.1™-ECID and Non-Volatile Memory,” in the Forum proceedings.
In Booth #604, Sidense will discuss how its 1T-OTP non-volatile memory (NVM) IP is well-suited for many Smart Connected Universe applications, focusing on the fast-growing automotive and mobile communication markets. Meet with our knowledgeable and friendly people to learn how your Mobile Computing, Automotive, IoT, Wearables, Medical and Industrial designs can benefit from Sidense 1T-NVM.
Also at the Sidense booth Intellitech will be demonstrating its NEBULA software communicating with the Silicon Instrument for Sidense 1T-NVM. The demonstration shows how to create a trusted secure platform on a per die basis using IEEE 1149.1-2013 Electronic Chip IDs and security keys.
About Sidense
Sidense Corp. provides very dense, highly reliable, and secure Logic Non-Volatile Memory (LNVM) IP for one-time programmable (OTP) and emulated Multi-time Programmable (eMTP) use in standard-logic CMOS processes. The Company, with over 120 patents granted or pending, licenses OTP memory IP based on its innovative one-transistor 1T-Fuse™ bit cell, which does not require extra masks or process steps to manufacture. Sidense 1T-NVM macros provide a better field-programmable, reliable and cost-effective solution than flash, mask ROM, eFuse and other embedded and off-chip NVM technologies for many code storage, encryption key, analog trimming, and device configuration uses.
Over 150 companies, including many of the top fabless semiconductor manufacturers and IDMs, have adopted Sidense 1T-NVM as their embedded non-volatile memory solution for more than 500 designs. Customers are realizing outstanding savings in solution cost and power consumption along with better security and reliability for applications ranging from mobile and consumer devices to high-temperature, high-reliability automotive and industrial electronics. The IP is offered at and supported by all top-tier semiconductor foundries and selected IDMs. Sidense is headquartered in Ottawa, Canada with sales offices worldwide. For more information, please visit www.sidense.com.
About the TSMC OIP Ecosystem Forum
The TSMC OIP Ecosystem Forum brings together TSMC's design ecosystem companies and our customers to share practical, tested solutions to today's design challenges. Success stories that illustrate TSMC's design ecosystem best practices highlight the event.
At this year’s Forum you will hear directly from TSMC OIP companies about how to apply their technologies to address your design challenges. This year, the Forum is a day-long conference kicking-off with trend-setting addresses and announcements from TSMC and leading IC design company executives. The Ecosystem Pavilion features up to 60 member companies showcasing their products and services.
|
Related News
- Sidense Exhibiting its 1T-OTP Memory Solutions at TSMC Open Innovation Platform (OIP) Ecosystem Forum
- Sidense Exhibiting at TSMC Open Innovation Platform (OIP) Ecosystem Forum
- Synopsys Receives Customers' Choice Award for Paper Presented at TSMC 2020 Open Innovation Platform Ecosystem Forum
- M31 Technology Wins Customers' Choice Award for Automotive IP Paper at TSMC Open Innovation Platform (OIP) Ecosystem Forum
- Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |