Creonic Launches 5G Product Line with Polar and LDPC FEC IP Cores
Kaiserslautern, Germany, Dec. 18, 2017 - Creonic GmbH today announced its new product line for 5G FEC (forward error correction). The product line covers LDPC decoder as well as Polar encoder and decoder IP cores for this latest 3GPP specification (3GPP Release 15).
The LDPC core comprises HARQ combining, rate matching, LDPC decoding, and CRC check. It supports base graph 1 and base graph 2 type LDPC codes with all code rates. The Polar decoder is designed for lowest latency requirements.
The new IP cores are suitable for ASIC and FPGA technology. They are updated as the 5G specification evolves and will be ready when the 3GPP specification is finalized.
As leader in FEC IP cores, Creonic is proud to offer the new 5G IP cores following the continuous develepment effort of its silicon-proven product portfolio.
For more information, please visit the product pages or contact us.
About Creonic
Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The company offers the richest product portfolio in this field, covering standards like DVB-S2X, 5G, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
|
||||||
Creonic Hot IP
Related News
- Creonic GmbH Introduces Advanced 5G LDPC Encoder IP core for Enhanced Mobile Broadband Connectivity
- Creonic Demonstrates its Beyond 5G FEC IP at the EuCNC Conference
- DVB-S2X Wideband LDPC/ BCH Encoder FEC IP Core Available For Licensing and Integration From Global IP Core
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- AccelerComm Launches PUSCH Channel Simulator for 5G L1 Performance Evaluation
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
|
E-mail This Article |
|
Printer-Friendly Page |









