MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and 55nm)
NSITEXE Develops Test Chip with Next-generation Semiconductor IP Core Called a DFP
December 13th, 2018 -- NSITEXE Inc. will join the 11th AUTOMOTIVE WORLD to be held at Tokyo Big Sight from Wednesday, January 16 to Friday, January 18, 2019. At the event, NSITEXE will unveil a test chip with a next-generation IP core (Data Flow Processor: DFP) that it is developing, as well as a test circuit board to be presented to potential customers and development partners.
Since being established in September 2017, NSITEXE has been building partnerships with companies including ThinCI Inc., a North American startup with key technology for high-performance semiconductors, to accelerate the development of the DFP.
With an improved R&D system and in closer collaboration with partners including Dai Nippon Printing Co., Ltd.,*1 NSITEXE has developed a system on a chip (SoC) to demonstrate the performance of the DFP and a test circuit board on which to mount this SoC, and started trial production. Moreover, NSITEXE plans to start demonstration tests on the DFP, using the test chip and circuit board in the spring of 2019.
In addition to a DFP, the new SoC has two CPUs: Arm®*2 Cortex®-R52 and Wave Computing MIPS*3 I6500 and multiple interfaces, including LPDDR4 and PCIe. The performance of the DFP when used in a vehicle and when used with different embedded system applications will be demonstrated. A software development kit, drivers, a library, and other tools will be prepared and offered to development partners. Demonstration tests are intended to improve the performance of next-generation DFPs and show to customers in different business fields how the DFP accelerates applications.
NSITEXE will continue to offer better semiconductor technology that brings more benefits to society.
|
Related News
- NSITEXE DR1000C, a RISC-V based parallel processor IP with vector extension (DFP: Data Flow Processor) has been licensed for Renesas' new RH850/U2B Automotive MCUs
- X-FAB, SMART Photonics and Epiphany Design demonstrate InP-on-Silicon design flow for next-generation optical transceivers at OFC
- NSITEXE Adopts Synopsys HAPS Prototyping to Validate Data Flow Processor IP
- NSITEXE Achieves First-Pass Silicon Success for High-Performance Data Flow Processor-based SoC Test Chip Using DesignWare IP
- Synopsys Enables First-Pass Silicon Success of High Performance NSITEXE Data Flow Processor-based SoC Test Chip for Autonomous Driving
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |