Pre-verified Interface IP Subsystems reduce design risk and accelerate time-to-market
Zhuhai Chuangfeixin Announces Antifuse eFPGA IP
Zhuhai Chuangfeixin Antifuse eFPGA IP
Zhuhai, China - January 29, 2019 -- CFX (“Zhuhai Chuangfeixin Technology Co., Ltd.”), a one-stop shop of Flash memory IP and Flash memory chip provider, announced the production release of antifuse eFPGA Bitcell IP.
CFX’s antifuse eFPGA Intellectual Property (IP) allows designers to create customizable one time programmable logic architecture. By providing full control over the parameters of the embedded-FPGA structure, eFPGA gives users the ability to define, build, analyze and validate the target capacity, performance, interconnect density and programming method. The antifuse programming of the FPGA logic allows the design to be hardened to comply with emerging regulations in automotive and medial device applications. The antifuse FPGA Bitcells have demonstrated to achieve 100 years data retention, ultra low post program resistance thus making the eFPGA as reliable as a traditional hard wired ASIC. The CFX’s antifuse eFPGA is cost optimized in terms of area and density, reliability and performance. The antifuse eFPGA IP is ready to be ported to any foundries. It targets telecommunications, automotive, medical, machine learning and mission-critical applications.
“With our antifuse eFPGA IP products, we provide more degrees of freedom to users of our embedded-FPGA IP technology, CFX is able to expand our IP not only in local Chinese market but also to serve global semiconductor markets. Our technology has such advantages as ultra-high reliability and security, extended automotive grade operation temperature range (-55oC to 125oC), high speed, ultra-low power, high density and low program voltages. It provides high performance and cost effective solution to our customers” commented by Dr. George Wang, President and CEO of Zhuhai Chuangfeixin Technology Co., Ltd.
ABOUT Zhuhai Chuangfeixin Technology Inc.
Zhuhai Chuangfeixin Technology Co., Ltd. is a one-stop shop of Flash memory IP and Flash memory chip provider with its headquarter at Zhuhai China. CFX’s antifuse eFPGA, embedded flash eNOR, Antifuse OTP, and MTP IP technologies provide most competitive memory macro size and most reliable performance to its customers. The eNOR, Antifuse OTP, and MTP IP core are CMOS process compatible, and its implementation does not require special process optimization or additional process steps. CFX’s memory IPs and stand-alone memory chip products are already in volume production at multiple leading semiconductor fabrication foundries.
For additional information on Zhuhai Chuangfeixin, please visit www.cfx-tech.com
|
||||||
Chuangfeixin Technologies Hot IP
Related News
- Zhuhai Chuangfeixin: OTP IP Based on 55nm High-Voltage Process Successfully Qualified for Listing
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass-Produced
- CFX announces commercial availability of anti-fuse OTP technology on 40nm Logic process
- Zhuhai Chuangfeixin eNOR embedded Flash Memory IP Solution and 128M bits SPI NOR Flash Qualified in 55nm Floating-Gate Flash Process
- Zhuhai Chuangfeixin Introduces eNOR Embedded Flash Memory IP Solution and SPI NOR Flash Products on 65nm Floating-Gate Flash Process
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
|
E-mail This Article |
|
Printer-Friendly Page |









