SmartDV's DVCon China Exhibit to Showcase Extensive Verification IP Portfolio
Will Highlight New TileLink Verification IP for RISC-V Systems, SimXL Synthesizable Transactors for Emulation, FPGA Prototyping
SAN JOSE, CALIF –– April 10, 2019 –– SmartDV™ Technologies, the Proven and Trusted choice for Verification IP will highlight TileLink Verification IP for RISC-V based systems and SimXL, Synthesizable Transactors for accelerating system-level SoC testing on hardware emulators and FPGA prototyping platforms at DVCon China in Booth #110.
Also highlighted will be its large portfolio of Verification IP used at more than 120 leading networking, storage, wireless and memory companies, and support for all commercial simulators, emulators, formal tools and verification languages.
WHEN: Wednesday, April 17
WHERE: Crowne Plaza Hotel Century Park in Shanghai, China
About SmartDV
SmartDV™ Technologies, the Proven and Trusted choice for Verification IP, offers high-quality standard and custom protocol Verification IP supporting all simulation, emulation, formal verification tools and verification languages used in a coverage-driven chip design verification flow. Design groups worldwide rely on SmartDV’s Verification IP solutions developed by talented and experienced ASIC and SoC design verification engineers for verification of their networking, storage, automotive, bus, MIPI and display chip projects. The result is Proven and Trusted Verification IP used in hundreds of projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif. Visit www.SmartDV.com to learn more.
|
SmartDV Technologies Hot IP
SmartDV Technologies Hot Verification IP
Related News
- SmartDV Unveils Automation Tool Suite for Use with Its Extensive Verification IP Portfolio
- SmartDV to Exhibit at Virtual Samsung SAFE Forum 2020 with Portfolio of Design and Verification IP
- SmartDV's Design and Verification Solutions Portfolio Surpasses 600 Offerings
- SmartDV's Platform-Independent VIP Portfolio Ensures Seamless Coverage-Driven Verification Flow
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |