English
32Gbps, 31 order, Pseudo Random Bit Sequence Generator, Checker, Error Counter
MorethanIP's 10/100/1000 Ethernet MAC Version 3 now with register map and full statistics support
Karlsfeld January 20, 2003 - MorethanIP releases Version 3 of its proven 10/100/1000 Ethernet MAC solution which now has optional built-in processor interface with register map for configuration and statistics access as well as PHY management interface (MDIO). The Statistics module is designed to implement statistics typically used in SNMP managed networks and supports providing IEEE 802.3 and IETF RFC 2819 (RMON) and IETF RFC 2665 (MIB-II) packages.
|
||||||
Related News
- MorethanIP announces new 10/100/1000 Ethernet MAC-NET Core enabling Layer 3 Protocol acceleration for wire-speed TCP/IP implementations
- MorethanIP releases a new version of its 10/100/1000 Ethernet MAC Core featuring a configurable 8/32-Bit Client interface
- eASIC and MoreThanIP Partner to Deliver Tri-Mode (10/100/1000) Ethernet MAC Solutions for Nextreme Structured ASICs
- MorethanIP releases a new 10/100Mbps Ethernet MAC Core HW- and SW- compatible with MorethanIP 10/100/1000 MAC
- 10/100/1000 Gigabit Ethernet PHY IP Cores including MAC Controller is available for immediate licensing for your advanced SOC to drive Data faster and farther
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
E-mail This Article | 
|
|
Printer-Friendly Page |