2-stage Power Amplifier 28GHz ultra-efficient Dual-Drive™ PA
Allegro DVT Extends Leadership in 8K Video Decoding IP
September 24, 2020 -- Allegro DVT, the leading provider of video semiconductor IP and video compliance streams, today announced the release of its AL–D300 family of multi-format 8K60 video decoder IPs. This complete family of multi-format video decoder IP cores enables customers to support video decoding at rates of up to 8K60 and beyond in a compact implementation optimized to a range of end market applications.
Utilizing its foundation architecture approach, the company can rapidly configure a functional implementation before the final physically targeted HDL is created. This approach has already been used for Allegro’s solutions up to and including 8K30 and 4K120 and has now been taken to the next level with the D300 family. Further information on this approach is being presented at the Design & Reuse organized IP SOC China 2020 virtual event and will also be available on the company’s website.
When interviewed about the news, Nouar Hamze, CEO of Allegro DVT responded that “The D300 family of dynamic video decoder IP cores is the culmination of both engineering and marketing effort in bringing together the requirements of vastly different applications and generating solutions that are optimal in terms of power, performance and area for our end customers.” Nathalie Brault, VP Marketing and Business Development, added further that “The flexibility of Allegro’s architecture has allowed us to meet the needs of 8K60 decoding requirements across multiple formats and is extendible beyond 8K for evolving 16K and 120fps applications.”
|
Allegro DVT Hot IP
Related News
- Allegro DVT Launches a New Generation of High-Performance Multi-Format Video Encoder IP for 4K/8K Video Resolutions
- Allegro DVT Reconfirms Industry Leadership in Compliance Streams, Extends Its HEVC Test Suites
- Allegro DVT Acquires Vicuesoft to Build a Worldwide Leader in Video Codecs Compliance and Analysis Solutions
- Allegro DVT Launches its First AI-Based Neural Video Processing IP
- Allegro DVT Fosters Adoption of MPEG-5 LCEVC Video Codec, Releases a Full Range of LCEVC Products
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |