MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and 55nm)
Synopsys ARC EV Processor Enables Kyocera Document Solutions to Launch AI-enabled Multifunctional Printer SoC
Integration of Synopsys DesignWare Processor IP Contributes to Kyocera Document Solution's First-Pass Silicon Success for On-Demand Super Resolution Image Processing SoC
MOUNTAIN VIEW, Calif. -- March 9, 2021 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that Kyocera Document Solutions Inc. (headquartered in Osaka, Japan and referred to as Kyocera) achieved first-pass silicon success for its new multifunction product (MFP) SoC using Synopsys DesignWare® ARC® EV6x Embedded Vision Processor IP with convolutional neural network (CNN) engine and ARC MetaWare® EV Development Toolkit. By using Synopsys' programmable ARC EV Processor, Kyocera successfully integrated high-performance artificial intelligence (AI) processing capabilities such as super resolution, with the flexibility to support future AI models. In addition, Kyocera deployed Synopsys' HAPS® FPGA-based prototyping system to accelerate ARC EV software development, SoC integration, and system validation.
"Implementing advanced AI functionality into our MFP SoC required high-performance, low-power processor IP with a high-quality tool chain, allowing us to find and test AI algorithms while developing the SoC in parallel," said Michihiro Okada, general manager, software development division at Kyocera Document Solutions Inc. "Only Synopsys' DesignWare ARC EV Processor IP and mature MetaWare EV Toolkit met our extensibility, performance, and area requirements."
The DesignWare ARC EV6x Processor family integrates scalar, vector DSP, and CNN processing units for highly accurate and fast vision processing. The EV6x Processors support popular convolutional neural networks including SR-GAN, MobileNET, Yolo, GoogLeNet, SSD, and ResNet. To simplify software application development, the EV6x processors are supported by the DesignWare ARC MetaWare EV Development Toolkit, a comprehensive suite of tools and software. The toolkit includes the MetaWare NN Compiler that analyzes neural networks trained using popular frameworks like Tensorflow or Pytorch and automatically generates the executable for the programmable CNN engine.
"As new artificial intelligence applications incorporate the latest high-performance neural networks, designers require superior hardware technology and software tools to deliver SoCs on schedule," said John Koeter, senior vice president of marketing and strategy for IP at Synopsys. "With our AI-optimized IP solutions that enable fast, accurate vision processing, companies like Kyocera can build competitive products faster and with significantly less risk."
Availability & Additional Resources
The DesignWare ARC EV Processors, ARC MetaWare EV Development Toolkit, and HAPS® FPGA-based prototyping system are available now.
- Success story: DesignWare Processor IP Contributes to Kyocera's First-Pass Silicon Success for On-Demand Super Resolution Image Processing SoC
- Website: ARC EV Processor IP, ARC MetaWare EV Development Toolkit, and HAPS-80 FPGA-Based Prototyping
- Blog: How AI Brings New Life to Low-Resolution Images
- Article: Enhance Image! Real-time Super Resolution with ARC EV Processor IP
About Synopsys DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, PVT sensors, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enable designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit https://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry's broadest portfolio of application security testing tools and services. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Calterah Semiconductor's Automotive Radar SoC Enters Mass Production Using Synopsys DesignWare ARC Processor IP
- Synopsys Launches New ARC VPX DSP Processor IP for High-performance Signal Processing SoC Designs
- Infineon and Synopsys Collaborate to Accelerate Artificial Intelligence in Automotive Applications
- Synopsys Simplifies Automotive SoC Development with New ARC Functional Safety Processor IP
- Starblaze Achieves First-Pass Silicon Success for Storage SoC with Synopsys ARC Processor and Interface IP
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |