StarFive Starts Delivery of High Performance RISC-V CPU Core IP "Dubhe"
San Francisco, U.S - Dec. 8, 2021- at RISC-V Summit 2021, StarFive Technology Co., Ltd. (hereinafter “StarFive”), the leader of RISC-V software and hardware ecosystem in China, announced the official delivery of the world's highest-performance RISC-V CPU Core IP codenamed Dubhe to its customers. As we all know, Big Dipper always points to the North Star. Dubhe, the closest to Polaris among Big Dipper, guides the direction for six other stars. The name “Dubhe” implies that this RISC-V CPU Core IP is the pioneer of RISC-V products in high-performance applications.
As a 64-bit high performance CPU Core IP based on RISC-V, Dubhe offers the most complete instruction sets so far, including RV64GC, B (Bit Manipulation), N (User-Level Interrupts), and instruction sets needed for high-performance computing, including V (Vector 1.0) and H (Hypervisor). Dubhe is a super scaler design with deep out of order execution, and is highly optimized for performance.
Dubhe has attracted tremendous amount of attention from the industry since its annocement last December. Customers from data center, PC, mobile device, high-performance network communication and machine learning are engaging with StarFive for collaboration. According to customer evaluations, the working frequency of Dubhe can reach 2GHz@TSMC 12nm, with SPECint2006 of 8.9/GHz, Dhrystone of 6.6 DMIPS/MHz and CoreMark of 7.6/MHz. Customers believes that Dubhe is an ideal processor core to meet their requirements in new products.
Dubhe delivery is not only an important milestone of StarFive high-end processor core product.
|
Related News
- Andes 45-Series Expands RISC-V High-end Processors 8-Stage Superscalar Processor Balances High Performance, Power Efficiency, and Real-time Determinism with Rich RISC-V Ecosystem
- RED Semiconductor announces VISC™ licensable high performance processor architecture for RISC-V
- Ventana and Imagination Partner to Deliver World's Highest Performance RISC-V CPU & GPU Solutions
- Ventana Introduces CES Audience to World's Highest Performance RISC-V CPU, Veyron V1
- Small code, high performance: Latest IAR Embedded Workbench for RISC-V leverages CoDense™ from Andes
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |