Silex Insight launches DDR encrypter for High-Performing Systems (ASIC/FPGA)
Mont-Saint-Guibert, Belgium -- March 1, 2022 -- Silex Insight, a leading provider of cryptographic IP solutions, is now extending their offering by launching a high throughput DDR encrypter (100Gbps). The DDR encrypter IP Core module enables on-the-fly encryption and authentication to the external memory. It is highly configurable and may be optimized for various size, throughput, and latency trade-offs. The core is device independent and is highly portable.
Many ASIC/FPGAs are now system on chip devices that contain an embedded processing hard-block. When data confidentiality is essential, it is necessary to protect the confidentiality of memory accesses performed by the processor. These accesses may be processor instruction fetches or general memory transactions. This IP core improves tamper resistance by avoiding any modification, spoofing or analysis of external data. It comes with optional authentication and handles multi-region management. The IP core is highly configurable with the possibility of area/performance trade-offs.
“We have received many requests from the market to offer a DDR encrypter with very high throughput that not only supports ASICs, but also FPGAs, including the UltraScale+ and Versal from Xilinx”. said Sébastien Rabou, CTO at Silex Insight. “The unique architecture enables a high level of flexibility and allows it to be used by microcontroller and multi-core architectures. The features required by a specific application can be taken into account in order to select the most optimal configuration for any FPGA or ASIC technology”.
It supports AXI slave/master interfaces, APB port for configuration purpose. It is typically placed between the processor(s) and an external memory controller (DDRx). For more information on the Silex Insight’s DDR encrypter, please visit https://www.silexinsight.com/ddrencrypter
About Silex Insight
Silex Insight is a recognized market-leading independent supplier of Security IP solutions for embedded systems. Highly scalable and flexible silicon proven Security IP for embedded systems used in the ever-growing connected world of the IoT. All the turn-key solutions are compliant with most common industry standards (NIST and others). IP integrators can benefit from decades of experience in security ASIC and FPGA design. The security platforms and solutions include flexible and high-performance crypto engines which are easy to integrate and an eSecure IP module that provides a complete security solution for all platforms. Developments take place at the headquarters near Brussels, Belgium.
For more information, please visit www.silexinsight.com
|
Related News
- Silex Insight announces record-breaking speed for their ChaCha20-Poly1305 solution - 800Gbps (ASIC) / 100Gbps (FPGA)
- Silex Insight launches the all-new VIPER (4K60 4:4:4 AV over IP transmitter/receiver board), ideal for collaboration featuring seamless switching between multiple inputs (2xHDMI/1xUSB-C)
- Silex Insight launches high performance (2Tbps) SM4-GCM Multi-booster
- Silex Insight launches Public Key Engine supporting Chinese OSCCA SM9
- Silex Insight launches Chinese OSCCA high performance (400 Gbps) SM4 Crypto Core
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |