Certus Semiconductor Partners with Pragma Design for Embedded ESD Detection Technology
August 16, 2023 -- Certus Semiconductor is delighted to announce a strategic collaboration with Pragma Design, a distinguished name in innovative electronic design solutions. This partnership marks a significant leap forward in advancing Embedded Electrostatic Discharge (ESD) Detection Technology.
Embedded ESD Detection Technology Overview:
Embedded ESD Detection Technology holds paramount importance in fortifying electronic devices against Electrostatic Discharge, a latent and critical hazard to contemporary electronics. Our collaboration with Pragma Design's ESD Analysis Tool (PEAT) is focused on seamlessly integrating state-of-the-art ESD detection capabilities directly into semiconductor chips. This integration facilitates real-time monitoring and proactive defense against potential ESD incidents, thus safeguarding the integrity of electronic systems.
Wearable devices, especially in the medical field, are particularly vulnerable to ESD events. Now, more than ever, an ESD event can cause life-threatening disruptions in a system. This partnership aims to assist devices (and their wearers) in recovering gracefully from such incidents.
Rationale Behind the Partnership:
Certus Semiconductor is dedicated to innovation and continuous improvement in chip-level IO cell performance. Pragma Design's expertise in system-level design and analysis and their disruptive technological advancement of PEAT technology align perfectly with our goal of helping semiconductor suppliers deliver robust, cost-effective, and high-performance solutions.
Advantages of Embedded ESD Detection:
- Preventive Safeguarding: Real-time monitoring empowers devices to promptly enact protective measures upon detecting an ESD event, mitigating operational disruptions.
- Enhanced Reliability: Implementing embedded ESD detection technology significantly reduces the risk of ESD-induced failures, thereby increasing device reliability and lifespan.
- Real Sustainability: An ESD failure of a 2-cent component triggers downtime and replacement costs. It also results in an often overlooked doubling of the pollution footprint generated by manufacturing and shipping an entire replacement system.
- Economical Viability: By averting ESD-related setbacks, manufacturers can reduce costly warranty claims, mitigate injury risks, and eliminate the need for product recalls.
The Road Ahead:
Pragma and Certus are combining our system-level and chip-level ESD IP and expertise to develop a comprehensive suite of embedded ESD detection solutions. Expect upcoming updates on our progress and breakthrough innovations arising from this synergy.
We are forging a more reliable and sustainable technological future as we adapt this ESD detection technology for real-world production beyond academic exploration.
|
Certus Semiconductor Hot IP
Related News
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Certus Semiconductor releases ESD library in GlobalFoundries 12nm Finfet process
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- X-FAB Releases Embedded Flash Solution on its 110nm Automotive BCD-on-SOI Technology
- AI Software Startup Moreh Partners with AI Semiconductor Company Tenstorrent to Challenge NVIDIA in AI Data Center Market
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |