Proprietary Memories Are a High-Risk Endeavor
By Gary Hilson, EETimes (April 1, 2024)
Semiconductor technologies live and die by industry standards, but are there times when it makes sense to build a heavily customized—even proprietary—memory device?
The chip sector is replete with standards organizations that guide the evolution of widely adopted memory devices. JEDEC is responsible for DRAM, LPPDR, GDDR and high-bandwidth memory (HBM), among others. The Peripheral Component Interconnect Express Special Interest Group takes care of the most ubiquitous protocol for data movement, while NVMe Express and the CXL Consortium built their specifications with PCIe as their foundation. Most recently, the UCIe was developed to bring best practices to chiplets.
Graham Allan, senior manager of product marketing at Synopsys, has been in the DRAM business since 1985. “The highway of DRAM technologies is littered with the roadkill of non-JEDEC-standard memories,” he said. “If something isn’t JEDEC-standard, or if a DRAM vendor tries to go it alone with something that they want to differentiate with, it’s going to die.”
Among the many abandoned memories that never saw widespread use are Micron Technology’s HBM competitor, Hybrid Memory Cube, and Rambus’s virtual-channel DRAM, even though the latter had the backing of Intel. “These things all die because they don’t have the benefit of the entire ecosystem,” Allan said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- 36% of Fabs in High-Risk Zones
- DFSPI IP Core from DCD supports all serial memories available on the market.
- Low-Power Apps, Foundries Eye Emerging Memories
- Latest Attopsemi I-fuse OTP Memories Based on Ground-Breaking New Architecture Now Available on X-FAB's 180 nm Technology
- CAES Introduces Family of Radiation Hardened NOR Flash Memories for Space FPGAs
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design