Flash Memory LDPC Decoder IP Core Available For Integration From Global IP Core
January 6, 2025 - Global IP Core Sales - In the Sum Product Algorithm (SPA) for LDPC decoding the messages are sent from the check nodes to bit nodes after the SPA steps which are (for one iteration): initialization of all bit nodes by the Log-likelihood ratios (LLRs) from the channel; for all check nodes and in the bit nodes positions corresponding to 1 in the H matrix, calculation of the variable nodes updates are done based on Log-tanh equation; for each variable node the total update is calculated by the summation of all updates that come from all check nodes which are connected to this variable node; at the end, the new variable nodes values are overwritten by adding the old variable nodes values to their corresponding total updates.
Min Sum Algorithm (MSA) is a simplified version of SPA where the calculation of the variable nodes updates per check equation are done based on finding the minimum value of the variable nodes absolute values and the product of their signs instead of Log-tanh equation.
The design of Flash Memory LDPC decoder is supplied as a portable and synthesizable Verilog IP.
Features Include:
- Quasi cyclic (QC) – Algebraic constructed – LDPC Code
- Regular Parity Check Matrix
- Codeword length: 16 K
- Code rate 0.953
- No or very low error floor
- Parallel/Layered decoding
- Soft decision decoding
- Configurable number of iterations
IP Deliverables:
- Synthesizable Verilog
- System Model (Mat Lab) and documentation
- Verilog Test Benches
- Documentation
Please contact us for more information at info@global-ipc.com or check out our product portfolio at www.global-ipc.com
About Global IP Core Sales:
Global IP Core Sales® was founded in 2021 and provides state-of-the-art IP Cores for the Semiconductor market. The majority of our products are silicon proven and can be seamlessly implemented into FPGA and ASIC technologies. Global IP Core Sales® will assist you with your IP Core and integration needs. Our mission is to grow your bottom line.
|
Global IP Core Sales Hot IP
Related News
- DVB-S2X Wideband LDPC/ BCH Decoder IP Core Available For Integration From Global IP Core
- DVB-S2X LDPC/ BCH Encoder and Decoder IP Core Available For Integration From Global IP Core
- DVB-S2X Wideband LDPC/ BCH Encoder FEC IP Core Available For Licensing and Integration From Global IP Core
- DVB-C2 LDPC/ BCH Decoder FEC IP Core From Global IP Core
- K-Best MIMO Decoder IP Core Available For Immediate Integration From Global IP Core
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |