MorethanIP releases the first combined 10GBase-R/W Core for 10 Gigabit Ethernet LAN and WAN PHY applications for FPGA
Karlsfeld August 14, 2003 - MorethanIP completes its 10G Ethernet offering, releasing the first combined 10GBase-R/W Core for 10 Gigabit Ethernet LAN and WAN PHY applications for FPGA. The 10GBase-R/W PHY combines the MorethanIP proven 10 Gigabit PCS (Physical Coding Sub-Layer) Core with Altera's OC-192 SONET Megacore in a single integrated solution for Altera Stratix devices and lower cost Hardcopy masked solutions.
|
Related News
- Xilinx and Paxonet Communications Announce Industry's Most Complete Platform FPGA-Based LAN/WAN 10 Gigabit Ethernet Solution
- MorethanIP releases new 10 Gigabit Ethernet Base-X PCS Core for XGXS/XAUI implementations.
- MorethanIP and Innocor announce the interoperability check of MorethanIP 10 Gigabit Ethernet MAC (Medium Access Control) and 10G-BaseR PCS (Physical Coding Sub-Layer) with Innocor’s 10 Gigabit Ethernet test solution
- 10/100/1000 Gigabit Ethernet PHY IP Cores including MAC Controller is available for immediate licensing for your advanced SOC to drive Data faster and farther
- Faraday Releases Licensable Gigabit Ethernet PHY on UMC 40LP Platform
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |