Extended MIPI CSI2 Serial Video Receiver, 64 bits, 8 data lanes, 4 pixels/clock
Xilinx Enables Next Generation Networking & Telecom Systems by Delivering Traffic Management Solutions
XILINX and AMIRIX deliver reference designs for ingress and egress queuing
SAN JOSE, Calif., March 1, 2004 – Xilinx, Inc. (NASDAQ: XLNX), the world leader in programmable logic solutions and AMIRIX Systems, a leading provider of embedded systems design services, today announced a technology breakthrough for the metro and edge equipment markets. The collaboration between the two companies has created a readily available, free of charge, fully functional reference design that will allow queue management support from 256 to 64K per flow queues and segmentation and reassembly (SAR). Additionally, class-based Weighted Random Early Discard (WRED) has been addressed in this design to prevent queue congestion.
This design takes advantage of the Xilinx Virtex-II and Virtex-II Pro high density and high performance FPGA fabric, embedded memory, and SelectIO™ parallel I/O technology to deliver a flexible solution. Utilizing the Virtex-II Pro platform, this reference design allows for the fabric Maximum Transmission Unit (MTU) to configurable as 64 or 256 bytes. The queue manager interfaces directly with Xilinx’s mesh fabric reference design (via LocalLink) which was announced on February 17, 2004 and successfully demonstrated at the Intel Developers Forum in San Francisco.
"The Virtex-II Pro and the reference design forms an excellent traffic management platform which can be customized quickly to suit the needs of real world networking and telecom applications," said Bruce Oakley, director of embedded systems design at AMIRIX Systems.
“The SelectIO™ and PowerPC features in the Virtex-II Pro enable Xilinx to target markets such as metro and edge access with performance programmable solutions,” said Robert Bielby, senior director of Strategic Solutions Marketing at Xilinx. “The AMIRIX and Xilinx teams partnered together effectively to deliver this solution.”
Pricing and Availability
The Queue Manager Reference Design is free and fully documented. All documentation and design files are available free of charge and can be easily access after registering at the Xilinx website at http://www.xilinx.com/esp/networks_telecom/optical/xlnx_net/qmrd.htm.
Xilinx Online Resource for Traffic Management Solutions Design
In addition to providing high performance silicon, software, and IP, the Xilinx eSP web portal (www.xilinx.com/esp) is a proven resource for engineers with over seven million visits since its introduction. The latest segment of the eSP web portal is dedicated to accelerating the development of Traffic Management Solutions and optical networking products.
About AMIRIX
Founded in 1981, AMIRIX provides custom embedded systems design services for electronic product realization. Core capabilities include high performance board design and integration, programmable logic design, and embedded software design. AMIRIX solutions are flexible, time-to-market efficient, cost effective, and are found in defense, aerospace, medical applications and communications platforms. AMIRIX is also a Xilinx XPERTS Certified Diamond third party design partner. For more information, visit http://www.amirix.com/.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. Fore more information, visit www.xilinx.com.
|
||||||
Xilinx, Inc. Hot IP
Related News
- Eutecus Multi-core Video Analytics Engine enables traffic management solution
- Xilinx Enables Industrial Networking, Motor Control and Machine Vision Through Latest Generation Targeted Design Platforms
- Xilinx Enables Next Generation Metro Area Networks by Delivering Ethernet Over Sonet/SDH Solutions
- Configurable Analog Semiconductor IP Enables Faster IoT Chip Design
- Dolphin Design Enables Next Generation Energy-Efficient Battery-Operated IoT Devices with New IP Platforms on TSMC 22ULL Process
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Ceva, Inc. Announces First Quarter 2025 Financial Results
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
|
|
E-mail This Article |
|
Printer-Friendly Page |











